WO2002059970A3 - Transistor mos - Google Patents
Transistor mos Download PDFInfo
- Publication number
- WO2002059970A3 WO2002059970A3 PCT/DE2002/000177 DE0200177W WO02059970A3 WO 2002059970 A3 WO2002059970 A3 WO 2002059970A3 DE 0200177 W DE0200177 W DE 0200177W WO 02059970 A3 WO02059970 A3 WO 02059970A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- mos transistor
- cmos transistor
- individual transistors
- high frequency
- particularly suitable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
- H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
- H10D89/911—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using passive elements as protective elements
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Amplifiers (AREA)
Abstract
L'invention concerne un transistor CMOS (T) comportant une pluralité de transistors individuels (T1 à Tn) connectés en parallèle. Ces transistors individuels (T1 à Tn) sont chacun dotés d'une résistance série (R) supplémentaire. La connexion décrite associe une protection contre les décharges électrostatiques aux bonnes propriétés haute fréquence d'un transistor CMOS et elle est particulièrement adaptée aux connexions analogiques.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE10103297.8 | 2001-01-25 | ||
| DE10103297A DE10103297A1 (de) | 2001-01-25 | 2001-01-25 | MOS-Transistor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2002059970A2 WO2002059970A2 (fr) | 2002-08-01 |
| WO2002059970A3 true WO2002059970A3 (fr) | 2003-08-07 |
Family
ID=7671699
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/DE2002/000177 Ceased WO2002059970A2 (fr) | 2001-01-25 | 2002-01-21 | Transistor mos |
Country Status (2)
| Country | Link |
|---|---|
| DE (1) | DE10103297A1 (fr) |
| WO (1) | WO2002059970A2 (fr) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4170210B2 (ja) * | 2003-12-19 | 2008-10-22 | Necエレクトロニクス株式会社 | 半導体装置 |
| DE102005039365B4 (de) | 2005-08-19 | 2022-02-10 | Infineon Technologies Ag | Gate-gesteuertes Fin-Widerstandselement, welches als pinch - resistor arbeitet, zur Verwendung als ESD-Schutzelement in einem elektrischen Schaltkreis und Einrichtung zum Schutz vor elektrostatischen Entladungen in einem elektrischen Schaltkreis |
| US11120864B2 (en) * | 2019-12-09 | 2021-09-14 | International Business Machines Corporation | Capacitive processing unit |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0149033A2 (fr) * | 1983-12-22 | 1985-07-24 | Texas Instruments Deutschland Gmbh | Transistor à effet de champ avec électrode de porte isolée |
| US5157573A (en) * | 1989-05-12 | 1992-10-20 | Western Digital Corporation | ESD protection circuit with segmented buffer transistor |
| EP0691683A2 (fr) * | 1994-07-06 | 1996-01-10 | Deutsche ITT Industries GmbH | Structure de protection pour des circuits intégrés |
| US5854504A (en) * | 1997-04-01 | 1998-12-29 | Maxim Integrated Products, Inc. | Process tolerant NMOS transistor for electrostatic discharge protection |
| US6043969A (en) * | 1998-01-16 | 2000-03-28 | Vantis Corporation | Ballast resistors with parallel stacked NMOS transistors used to prevent secondary breakdown during ESD with 2.5 volt process transistors |
| US6096609A (en) * | 1998-01-13 | 2000-08-01 | Lg Semicon Co., Ltd. | ESD protection circuit and method for fabricating same using a plurality of dummy gate electrodes as a salicide mask for a drain |
-
2001
- 2001-01-25 DE DE10103297A patent/DE10103297A1/de not_active Withdrawn
-
2002
- 2002-01-21 WO PCT/DE2002/000177 patent/WO2002059970A2/fr not_active Ceased
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0149033A2 (fr) * | 1983-12-22 | 1985-07-24 | Texas Instruments Deutschland Gmbh | Transistor à effet de champ avec électrode de porte isolée |
| US5157573A (en) * | 1989-05-12 | 1992-10-20 | Western Digital Corporation | ESD protection circuit with segmented buffer transistor |
| EP0691683A2 (fr) * | 1994-07-06 | 1996-01-10 | Deutsche ITT Industries GmbH | Structure de protection pour des circuits intégrés |
| US5854504A (en) * | 1997-04-01 | 1998-12-29 | Maxim Integrated Products, Inc. | Process tolerant NMOS transistor for electrostatic discharge protection |
| US6096609A (en) * | 1998-01-13 | 2000-08-01 | Lg Semicon Co., Ltd. | ESD protection circuit and method for fabricating same using a plurality of dummy gate electrodes as a salicide mask for a drain |
| US6043969A (en) * | 1998-01-16 | 2000-03-28 | Vantis Corporation | Ballast resistors with parallel stacked NMOS transistors used to prevent secondary breakdown during ESD with 2.5 volt process transistors |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2002059970A2 (fr) | 2002-08-01 |
| DE10103297A1 (de) | 2002-08-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6262873B1 (en) | Method for providing ESD protection for an integrated circuit | |
| EP0852400A3 (fr) | Commutateur bistable de type SCR pour une protection ESD de circuits intégrés à silicium sur isolant | |
| US8212604B2 (en) | T switch with high off state isolation | |
| CA2376410A1 (fr) | Amplificateur reparti en cascode | |
| TW344140B (en) | Integrated CMOS circuit arrangement and method for the manufacture thereof | |
| WO2004030036A3 (fr) | Technique de fabrication de circuits integres analogiques cmos-dmos bipolaires modulaires et de transistors de puissance | |
| US20120007654A1 (en) | System and method of transistor switch biasing in a high power semiconductor switch | |
| DE60130146D1 (de) | Esd-schutzeinrichtungen | |
| US7423472B2 (en) | Power switching circuit | |
| AU2002365724A1 (en) | Esd protection circuit for use in rf cmos ic design | |
| HK1046471A1 (zh) | 製造以單一額外屏蔽注入方式運作的雙閾限電壓n-溝道及p-溝道mosfets | |
| WO1999021175A3 (fr) | Procedes d'implantation de circuits integres et structures d'implantation | |
| TW200723489A (en) | Electrostatic discharge protection apparatus for high-voltage products | |
| ATE405990T1 (de) | Mos-schaltnetzwerk | |
| WO2002059970A3 (fr) | Transistor mos | |
| WO2002027795A3 (fr) | Circuit de protection contre la decharge electrostatique (esd) entierement synthesisable et a integration de tres grande echelle (vlsi) tres efficace sur zone | |
| KR970072681A (ko) | 기판 바이어스가 분리된 회로에서의 정전기 보호회로 | |
| DE69523292D1 (de) | Integrierte Halbleiterschaltung bestehend aus bipolaren Transistoren und MOS Transistoren und dazugehöriges Herstellungsverfahren | |
| TW200605348A (en) | Electrostatic protection circuit | |
| DE60009080D1 (de) | Integrierte gyratorschaltung | |
| WO2006071555A3 (fr) | Structure de protection contre les decharges electrostatiques pour plage d'entree-sortie sujette a des tensions positives ou negatives | |
| KR950015754A (ko) | 기준신호 패드근처의 접지패드와 패드간에 캐패시터를 포함하는 반도체 디바이스 | |
| WO2001048920A3 (fr) | Convertisseur d'impedance a compensation de phase | |
| AU2001237483A1 (en) | Mos transistor for high density integration circuits | |
| KR960032678A (ko) | Cmos 회로를 갖춘 반도체 장치와 그 제조 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A2 Designated state(s): JP US |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
| 122 | Ep: pct application non-entry in european phase | ||
| NENP | Non-entry into the national phase |
Ref country code: JP |
|
| WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |