[go: up one dir, main page]

NL2030089B1 - Integration of inductors on silicon-based solar cells - Google Patents

Integration of inductors on silicon-based solar cells Download PDF

Info

Publication number
NL2030089B1
NL2030089B1 NL2030089A NL2030089A NL2030089B1 NL 2030089 B1 NL2030089 B1 NL 2030089B1 NL 2030089 A NL2030089 A NL 2030089A NL 2030089 A NL2030089 A NL 2030089A NL 2030089 B1 NL2030089 B1 NL 2030089B1
Authority
NL
Netherlands
Prior art keywords
layer
solar cell
electrical contact
passive component
substrate
Prior art date
Application number
NL2030089A
Other languages
Dutch (nl)
Inventor
Isabella Olindo
Auke Van Nijen David
Manganiello Patrizio
Original Assignee
Univ Delft Tech
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Univ Delft Tech filed Critical Univ Delft Tech
Priority to NL2030089A priority Critical patent/NL2030089B1/en
Priority to PCT/NL2022/050677 priority patent/WO2023106913A1/en
Priority to EP22814197.4A priority patent/EP4445430A1/en
Application granted granted Critical
Publication of NL2030089B1 publication Critical patent/NL2030089B1/en

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00Constructional details of devices covered by this subclass
    • H10F77/20Electrodes
    • H10F77/206Electrodes for devices having potential barriers
    • H10F77/211Electrodes for devices having potential barriers for photovoltaic cells
    • H10F77/215Geometries of grid contacts
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F10/00Individual photovoltaic cells, e.g. solar cells
    • H10F10/10Individual photovoltaic cells, e.g. solar cells having potential barriers
    • H10F10/14Photovoltaic cells having only PN homojunction potential barriers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00Constructional details of devices covered by this subclass
    • H10F77/95Circuit arrangements
    • H10F77/953Circuit arrangements for devices having potential barriers
    • H10F77/955Circuit arrangements for devices having potential barriers for photovoltaic devices

Landscapes

  • Photovoltaic Devices (AREA)

Abstract

2 3 ABSTRACT The present invention is in the field of a solar cell, or photovoltaic (PV) cell, for the con- version of light into electrical energy, a process for making such a solar cells, and a PV-module comprising said solar cells. In particular the invention relates to a silicon-based solar cell com- prising at least one p-n junction, a substrate, wherein the substrate comprises Si and dopants, and 5 at least one electrical contact layer. Examples thereof are a back-contacted solar cell, such as an interdigitated back-contacted solar cell, and a back and front contacted solar cell.

Description

Integration of inductors on silicon-based solar cells
FIELD OF THE INVENTION
The present invention 1s in the field of a solar cell, or photovoltaic (PV) cell, for the con- version of light into electrical energy, a process for making such a solar cells, and a PV-module comprising said solar cells. In particular the invention relates to a silicon-based solar cell com- prising at least one p-n junction, a substrate, wherein the substrate comprises Si and dopants, and at least one electrical contact layer. Examples thereof are a back-contacted solar cell, such as an interdigitated back-contacted solar cell, and a back and front contacted solar cell.
BACKGROUND OF THE INVENTION
A solar cell, or photovoltaic (PV) cell, is an electrical device that converts energy of light, typically sun light (hence “solar”), directly into electricity by the so-called photovoltaic effect.
The solar cell may be considered a photoelectric cell, having electrical characteristics, such as current, voltage, resistance, and fill factor, which vary when exposed to light and which vary from type of cell to type.
Solar cells are described as being photovoltaic irrespective of whether the source is sun- light or an artificial light. They may also be used as photo detector.
When a solar cell absorbs light it may generate either electron-hole pairs or excitons. In or- der to obtain an electrical current charge carriers of opposite types are separated. The separated charge carriers are “extracted” to an external circuit, typically providing a DC-current. For prac- tical use a DC-current may be transformed into an AC-current, e.g. by using an inverter. Typi- cally solar cells are grouped into an array of elements. Various elements may form a panel, also referred to as module, and various panels may form a system.
Wafer based c-Si solar cells contribute to more than 90% of the total PV market. Accord- ing to recent predictions, this trend will remain for the upcoming years towards 2025 and many years beyond. Due to their simplified process, conventional c-Si solar cells dominate a large part of the market. As alternative to the industry to improve the power to cost ratio, the silicon hetero- junction approach has become increasingly attractive for PV industry, even though the relatively complicated process to deploy the proper front layers, such as a transparent conductive oxide (TCO) and an inherent low thermal budget of the cells limiting usage of existing production lines and thus result in a negligible market share so far. A heterojunction is the interface that occurs between two layers or regions of dissimilar crystalline semiconductors. These semiconducting materials have unequal band gaps as opposed to a homojunction. A homojunction relates to a semiconductor interface formed by typically two layers of similar semiconductor material, wherein these semiconductor materials have equal band gaps and typically have a different dop- ing (either in concentration, in type, or both). A common example is a homojunction at the inter- face between an n-type layer and a p-type layer, which is referred to as a p-n junction. In hetero- junctions advanced techniques are used to precisely control a deposition thickness of layers in- volved and to create a lattice-matched abrupt interface. Three types of heterojunctions can be distinguished, a straddling gap, a staggered gap, and a broken gap.
The conversion efficiencies of wafer-based c-Si solar cells typically lie in the range of 20%. Theoretically a single p—n junction crystalline silicon device has a maximum power effi- ciency of 33.7%. An infinite number of layers may reach a maximum power efficiency of 86%.
The highest ratio achieved for a solar cell per se at present is about 44%. For commercial silicon solar cells the record is about 25.6%. In view of efficiency the front contacts may be moved to a rear or back side, eliminating shaded areas. In addition thin silicon films were applied to the wa- fer. Solar cells also suffer from various imperfections, such as recombination losses, reflectance losses, heating during use, thermodynamic losses, shadow, internal resistance, such as shunt and series resistance, leakage, etc. A qualification of performance of a solar cell is the fill factor (FF).
The fill factor may be defined as a ratio of an actual maximum obtainable power to the product of the open circuit voltage and short circuit current. It is considered to be a key parameter in evaluating performance. A typical advanced commercial solar cell has a fill factor > 0.75, whereas less advanced cells have a fill factor between 0.4 and 0.7. Cells with a high fill factor typically have a low equivalent series resistance and a high equivalent shunt resistance; in other words less internal losses occur. Efficiency is nevertheless improving gradually, so every rela- tively small improvement is welcomed and of significant importance.
At present a solar cell having a full area front passivating contact is not attractive, such as due to highly absorptive materials used to build such a structure. That is the case of heavily doped poly-silicon and a-Si layers. In a poly-silicon case, the process requires a very thin polysil- icon film for minimizing parasitic absorption loss, and in case of a-Si, the process requires e.g. an extra transparent conductive oxide (TCO) layer for supporting the carrier lateral transport.
Photovoltaic (PV) module designs with increasing granularity of power electronics are gaining attention. For example, performing sub-module maximum power point tracking — to sep- arately control smaller group of cells and extract the maximum power from each group — or ap- plying a reconfiguration strategy — to dynamically adapt the electrical interconnection of (groups of) cells in function of their operating conditions — can increase the energy yield of PV modules significantly in case of non-uniform illumination. Currently, power electronics for module or sub-module purposes is typically attached to the back of the PV-module or to the PV module frame, installed in the PV junction box, or embedded into the PV laminate. It is worth to note that this last approach has been only tested by researchers when it comes to integration of sub- module power converters. In current c-Si solar cell designs the main focus is to achieve a high efficiency. Module-level and sub-module-level power converters require passive components (inductors and capacitors) that are often expensive and bulky — especially the inductors — and sometimes limit reliability and lifetime of the converters themselves — especially the capacitors.
In many converter topologies, such as boost converters, these passive components are located at the input of the converter, therefore they connect the PV cells to the converter’s switching de- vices (MOSFETs or diodes).
The present invention relates to an improved silicon-based solar cell and various aspects thereof and a simple process for manufacturing said solar cell which overcomes one or more of the above disadvantages, without jeopardizing functionality and advantages.
SUMMARY OF THE INVENTION
The present invention relates in a first aspect to a front and rear contacted solar cell, in a second aspect to a process for making such a solar cell, and in a third aspect to a PV-module comprising said solar cells.
Inventors have now found that it is actually possible to replace part of these external power electronics by integrating passive components onto of crystalline silicon (c-Si) solar cells. It Is noted in this respect that self-inductance of regular solar cells is small compared to the solar cell resistance. For instance, the inductance of a 2 cm x 4 cm c-Si PV cell was found to be 0.28 pH.
Inventors have re-designed crystalline silicon solar cells with the goal of integration of passive components. As such, more useful values of inductance and likewise capacitance are obtained than those commonly exhibited by regular cell designs. For example, an approach is to form spi- ral-like patterns onto the device. These spiral-like patterns can be either the metal contacts of the solar cells themselves, or planar inductors fabricated on the solar cells, typically provided at a back side, or both. Furthermore, spiral-like patterns can be created using electrically conducting materials that are different from metals, such as Transparent Conductive Oxide (TCO) layers.
Creating spiral-like patterns onto solar cells not only affects their inductance, but also their resis- tive and capacitive effects. As such, re-design possibilities affect the impedance as a whole.
Thus, by integration of passive components in solar cells, more practically useful inductances are obtained compared to prior art cell designs. As such, the improved Si-based solar cells enable new power converter’s designs that make use of the adapted solar cell impedance. Novel, more compact and less expensive converters for PV module (and sub-module) applications are the re- sult of this invention. So, by re-designing the cells to manipulate their impedance, the desired impedance is more accurately obtained and part of the power electronics that is normally con- nected to the cells externally is replaced. In an example of a boost converter (even though similar discussion could be made for the generic buck and buck/boost converters), the converters’ input capacitor and inductor is replaced by the PV cell’s capacitance and inductance; therefore, only the switching devices (and the output capacitor) is required as external components, leading to a more compact and less expensive power converter’s architecture. To a certain extent, also relia- bility is positively affected since the passive components are part of the solar cells and these are well protected as part of the PV module laminate, that has been extensively proven to properly protect the solar cells for 25+ years. In summary, advantages of the present invention are that for instance external power electronic components are replaced, and as such can be left out of the system. More compact and less expensive power converters could be designed when the solar cell impedance is manipulated properly. Thus, PV module designs with increasing power elec- tronics granularity are cheaper and new designs are enabled. Also a wider range of locations can now be considered for applying solar cells. Also power transfer from solar cell to a DC-grid may be simplified. A possibly somewhat lower efficiency is balanced and compensated by better per- formance under partial shading, which often occurs for prolonged periods of times, or put different, solar cells can now simply be implemented at locations with in time varying illumina- tion and shading. So a higher total energy yield is expected.
The present silicon based solar cell 1 comprises at least one p-n junction, a positive PV- generator terminal 31 in electrical contact with the p-n junction, a negative PV-generator termi- nal 32 in electrical contact with the p-n junction, wherein the terminals may be in direct or indi- rect electrical contact with the respective side of the p-n junction, wherein the terminal provide a contact opportunity to connect external components, such as other solar cells, a converter, elec- tronics, and the like, a substrate 10, wherein the substrate comprises Si and dopants, at least one electrical contact layer 21,2218, wherein the electrical contact layer, or part thereof can function as a terminal 31,32, wherein the at least one electrical contact layer covers < 99% of a surface of the solar cell at a respective front-side and/or respective back-side, in particular < 70%, more in particular <50%, wherein the coverage for the front-side contact typically is smaller (e.g. smaller than 50%) than for the back-side (e.g. 75%), characterized in that at least one passive component is provided, the at least one passive component each individually provided at the respective front-side and/or respective back-side of the solar cell, which passive component stores energy in a magnetic field when an electrical current flows through, wherein the at least one passive com- ponent covers < 99% of a surface of the solar cell at a respective front-side and/or respective back-side, that is the passive component is directly on top of or directly below the solar cell it- self, respectively, in particular < 70%, more in particular <50%, wherein the at least one passive component each individually has a first passive component terminal and a second passive com- ponent terminal, wherein a passive component terminal may be shared or may be the same as the
PV-generator terminal, or may be the end of the passive component, such as an end of a coil, wherein the passive component has an inductance of 0.1 uH-100H, or likewise 0.1 nH- 0.1H/mm?, wherein at least one of the two passive component terminals is [when in use or not in use, depending on the configuration] in direct or indirect electro-magnetic contact with the re- spective PV-generator terminal, in particular in direct or indirect electric contact, typically indi- rect electrical contact, that is with at least one further electric component in between said termi- nals, and the other of the two passive component terminals is in contact with an external termi- nal. It is noted that the electrical contact layer 21,22 can be used as electron or hole transport layer, such as an n-type doped Si or p-type doped Si layer. These may have a high dopant con- centration, such as 5%10'-0.5*10°° n- or p-type dopants/cm?, In general a terminal may be con- sidered as a point at which an external circuit can be connected, or a point where a first part of the present solar cell electro-magnetically overlaps with another part of the present solar cell.
The external terminal typically provides the DC-current of the solar cell. The term “terminal” re- lates to a part that forms an end, e.g. of the passive component, or of the p-n-junction, that is a physical termination of said part. The terminals provide a point of contact, which may be used as such, or may not be used.
Thereby the present invention provides a solution to one or more of the above mentioned problems.
The present invention is also topic of a scientific article, submitted for publication, with title “Exploring the benefits, challenges, feasibility and progress of integrating power electronics into c-Si solar cells”, by the present inventors.
Advantages of the present description are detailed throughout the description. References 5 to the figures are not limiting, and are only intended to guide the person skilled in the art through details of the present invention.
DETAILED DESCRIPTION OF THE INVENTION
The present invention relates in a first aspect to a silicon based solar cell, and in a second aspect to a PV-module comprising said solar cell, in a third aspect to a power supply unit comprising various of said PV-modules, and to a method of producing said solar cell.
The present thin film inductors are typically made of a metal, such as copper, and
TCO, and can be fabricated in various layouts, such as square, hexagonal, circular, and oc- tagonal patterns. A dependence of the inductance on the number of turns is usually quadratic. It is found that a main drawback of increasing the number of turns on a given area is that this causes the series resistance of the conductor to increase as well. An im- portant figure of merit for inductors that quantifies the trade-off between inductance and resistance considered is the quality factor Q = L/ R. In general, Q needs to be greater than one for the device to act more like an inductor than a resistor. Apart from the quality fac- tor, one of the main figures of merit for on-chip applications is the inductance density. A high inductance density is found to minimize the required surface area of the inductor. For air core inductors with reasonable quality factors, inductance densities up to 200 nH/ mm? can be achieved. It is worth noting that both the Q and the inductance density can be in- creased by enclosing the conductor with a magnetic material. Using this approach, a thin film inductor with an inductance density of 1.3 uH/ mm? and a quality factor above one is fabricated. Although magnetic materials can significantly increase the inductance density and quality factor, they bring along fundamental loss mechanisms; hysteresis and Eddy- currents, and are therefore less preferred. The core losses are found to become increas- ingly dominant for operation at higher frequencies, and are found to have a significant ef- fect on the watt-hour efficiency of DC-DC power converters. Thus, air core inductors are more suitable for very high frequency (VHF) applications (30-300 MHZ). However, it must be noted that most designs are not suited for the higher current levels being common and present in PV modules. To quantify what inductance values may need to be achieved with planar coils supporting such current levels, inductances achieved with planar coils on
PCBs in the field of Wireless Power Transfer (WPT) are studied. For such planar coils with an outer diameter of 10 cm (comparable to solar cell sizes), inductances between 1 uH and 4 uH (corresponding to inductance densities between 12 and 50 nH/cm?) have been reported; for diameters up to 20 cm, inductance values from several tens of pH up to 80 uH (corresponding to an inductance density of 250 nH/cm?) are found. Such inductance values are suited as they are in the same order of magnitude as inductors that are used in module-level power optimizers. For example, the inductor of an exemplary module-level power optimizer is equal to 22 pH. Inventors have re-designed the metallization patterns that are already present in prior art PV cell designs. It offers an ease of integration into ex- isting manufacturing processes, since it can be realized without any additional fabrication steps in view of standard c-Si cell flowcharts. Since the prior art metal grid pattern on the front surface involves a careful optimization in the trade-off between resistive and shading losses, there is not much room to create spiral-like metallization patterns here. Typically, there is more space available to form patterns on the backside, where the absence of shad- ing losses (at least in non-bifacial cells) gives more room to make alterations to the metal- lization pattern. On the backside of an FBC solar cell, the metal contacts with underlying point contacts are re-designed into a spiral-like shape, as presented in Figure 4a,b. A simi- lar approach could be used for IBC solar cells, as presented in Figure 24,b. The two-diode equivalent circuit of a solar cell with increased self-inductance is presented in Figure 5. It is noted that analytical formulas developed for inductors may not be directly applicable for a solar cell-integrated approach, as the current through the metal layer may increase towards the outer side of the spiral. Furthermore, the spiral-like metallization patterns on the back of solar cells are considered to affect the series resistance and thus the fill factor with respect to standard c-Si solar cell designs. Finally, it is worth noting that the addition of a magnetic material is considered to increase the self-inductance without increasing the number of turns. Deposition of a magnetic material on one side of the inductor can in- crease the inductance up to 100%. Including such magnetic materials would increase fab- rication costs and require additional processing steps using atypical materials, such as Ni,
Co, Zr, Gd, Fe, Ni-Fe, Co-Zr-Ta, and Fe-Al-O. In an alternative, referred to as the decou- pled approach, the inductor may be electrically separated from the charge carrier collec- tion layers by an insulator layer, as presented in Figure 3. This method is found to offer more flexibility in the inductor design, as it allows the charge carrier collection layers and the planar coil to be optimized separately. Thus, the process of increasing the self-induct- ance without causing a too large loss in fill factor is simplified. Furthermore, the decou- pled approach allows configurations where the cell is transformed into a so-called 4-termi- nal device. As such, it enables integrated designs where the inductor is not directly con- nected to the PV generator, such as the buck converter. A further advantage of this ap- proach is the reduced probability that the addition of magnetic materials may affect the so- lar cell negatively, as it is separated by said insulating layer. The structure also allows for designs where the magnetic material is present on both sides of the inductor, also known as sandwich structure.
In an exemplary embodiment of the present solar cell at least one of the two passive component terminals coincides with the respective positive PV-generator terminal or negative
PV-generator terminal .
In an exemplary embodiment of the present solar cell the at least one passive component forms an at least one first electrical contact layer and wherein said first electrical con- tact layer is in electrical contact with the respective p-n junction of the solar cell [both are 2T variant].
In an exemplary embodiment of the present solar cell the at least one of the two pas- sive component terminals coincides with the respective positive PV-generator terminal or nega- tive PV-generator terminal and wherein at least one other of the two passive component termi- nals does not coincide with the respective positive PV-generator terminal or negative PV-genera- tor terminal .
In an exemplary embodiment of the present solar cell the at least one passive compo- nent forms at least one second electrical contact layer and wherein said electrical second contact layer is 1n electric contact with the respective first electrical contact layer, wherein said first elec- trical contact layer is in electrical contact with the respective p-n junction of the solar cell [both are 3T variant].
In an exemplary embodiment of the present solar cell none of the two passive compo- nent terminals coincides with the respective p-n junction of the solar cell.
In an exemplary embodiment of the present solar cell the at least one passtve compo- nent forms at least one second electrical contact layer and wherein said electrical second contact layer is in direct or indirect electro-magnetic contact with the respective first electrical contact layer, and wherein in particular said at least one first electrical contact layer and said at least one second electrical contact layer are electrically separated from one and another by an electrical in- sulation material, such as a SiOz layer, wherein said first electrical contact layer is in electrical contact with the respective p-n junction of the solar cell [both are 4T variant].
In an exemplary embodiment of the present solar cell the silicon of the substrate is se- lected from crystalline silicon, polycrystalline silicon, nano-crystalline silicon, and combinations thereof, and/or wherein the substrate (10) is a single sided or double-sided flat substrate (10) surface, and/or wherein the substrate (10) is a single sided or double-sided textured substrate (10) surface (ISO 4287:1997), in particular textured with a surface roughness Rs of 1-20 um, such as 2-10 um, and/or wherein the textured surface has an aspect ratio (height:depth of a textured structure) of 2-10, and/or wherein the substrate (10) comprises 1¥10'2-0.5*%10' n- or p-type dopants/cm?, in particular 2*10H4-1017 dopants/em?, more in particular 5*10'*-10' dopants/cm?, such as 8*1014-3*105 do- pants/cm?®, and/or wherein the substrate (10) has a resistivity of 0.1-1000 ohm*cm at 300K, more in particular 1- 100 ohm*cm, such as 5-10 ohm*cm, and/or wherein a doping concentration is spatially constant, or wherein a doping concentration varies spatially, and/or wherein n-type dopants are selected from P, As, Bi, Sb and Li, and/or wherein p-type dopants are selected from B, Ga, and In, and/or wherein a dopant concentration is 5*107-0.5*10! n- or p-type dopants/cm®, and/or wherein the solar cell is selected from a hetero-junction solar cell, a back-contacted solar cell, such as an interdigitated back-contacted solar cell, and a back and front contacted solar cell.
In an exemplary embodiment of the present solar cell at least one of the at least two passive component terminals is in electrical contact with at least one further electrical compo- nent, such as a switch, a capacitor, a diode, and a resistor.
In an exemplary embodiment of the present solar cell the at least one passive compo- nent is part of a circuit selected from a DC-DC circuit, such as a DC-DC boost circuit, a DC-DC buck boost circuit, a DC-DC buck circuit, and a DC-AC circuit.
In an exemplary embodiment of the present solar cell the at least one electrical contact layer comprises a spiral shaped conducting material.
In an exemplary embodiment of the present solar cell the at least one passive compo- nent each individually has an inductance of 0.1 pH-10H, in particular 1 uH-1H, more in particu- lar 2 uH-50 pH, such as 5-20 pH, and/or wherein the at least one passive component each individually is adapted to provide a high-power low frequency output, in particular < 500 kHz, more in particular <100kHz, such as < 10 kHz, and typically > 100 Hz, and/or wherein the at least one passive component each individually has a resistance (end-to-end) of < 30 Q, as measured using a four-point probe technique at a temperature of 300K, in particular a resistance of < 1 QQ, more in particular a resistance of < 0.1 Q, even more in particular a re- sistance of < 3m&), and/or wherein at least one passive component is provided with at least one magnetic material, in partic- ular at least one layer of magnetic material, and/or wherein at least one passive component is provided with at least one void, in particular air, wherein the at least one electrical contact layer has a thickness of 0.1-100 um, in particular a thickness of 1-50 um, more in particular a thickness of 2-20 um, and/or wherein the at least one electrical contact layer has a width of 20-10000 pm, in particular 100- 1000 pm, such as 180-220 um, and/or wherein the at least one electrical contact layer comprises a material selected from metals, in par- ticular from Cu, W, Al, and Ag, from semi-conducting materials, such as n-doped Si and p- doped Si, from transparent conductive oxides, such as ITO, and combinations thereof, and/or in particular wherein the metal of the metal contacts (13) independently comprises at least one of
Cu, AL W, Ti, Ni, Cr, Ag, and/or wherein a thickness of said metal contacts (13) is 200 nm-50 um, in particular 1-25 um, and/or wherein the metal contact (13) is selected from a metal layer, a metal grid, a metal line, or a combination thereof, and/or wherein the metal contact (13f) at a front side covers <20% of a surface area of the front side, preferably <10% thereof, such as <5% thereof.
In an exemplary embodiment the present solar cell comprises two or more passive components, in particular three or more passive components, such as 4-6 passive components.
In an exemplary embodiment of the present solar cell the at least one electrical contact layer 1s a charge carrier connecting layer.
In an exemplary embodiment of the present solar cell the solar cell has a size of 1*1 cm? — 20*20 cm?.
In an exemplary embodiment of the present solar cell the at least one passive compo- nent is provided on the backside and/or wherein the at least one passive component is provided on the front side.
In an exemplary embodiment the present solar cell comprises directly on the substrate, at least one intrinsic layer (11), and/or directly on the intrinsic layer a transparent conductive oxide (TCO)-layer (12), wherein the at least one intrinsic layer (11) and transparent conductive oxide (TCO)-layer (12) provide electron transport or hole transport, respectively, and a metal contact (13) in electrical contact with the TCO-layer, in particular wherein the at least one intrinsic layer (11) is selected from intrinsic Si, such as (i)a-
Si:H and (i)nc-Si:H, from intrinsic Si-dielectrics, such as (1)a-SiOx:H, (1)a-SiCx:H, and (i)a-
SiNx:H, or dielectric metal oxide passivation layer, and combinations thereof.
In an exemplary embodiment of the present solar cell the thickness of the intrinsic layer each individually is from 0.1 nm-50 nm, in particular 1-20 nm, such as 2-15 nm.
In an exemplary embodiment of the present solar cell the intrinsic layer each individu- ally 1s textured, in particular with a same texturing as the substrate.
In an exemplary embodiment of the present solar cell the material of the transparent conductive oxide layer (12) is selected from Indium Tin Oxide (ITO), IOH, ZnO, or doped ZnO, such as Aluminium doped ZnO, doped Tin oxide, such as fluorine doped tin oxide, doped indium oxide, such as Indium Fluor Oxide (IFO:H), and Indium Tungsten Oxide (TWO), and/or wherein a thickness of the transparent conductive layer (12) is 10-200 nm, in particular 30-170 nm.
In an exemplary embodiment of the present solar cell the refractive index of the trans- parent conductive layer (12) is <2.2.
In an exemplary embodiment of the present solar cell in the at least one intrinsic layer (11) and transparent conductive oxide (TCO)-layer (12) providing electron transport, the TCO- layer is selected from Aluminium doped ZnO.
In an exemplary embodiment of the present solar cell in the at least one intrinsic layer (11) and transparent conductive oxide (TCO)-layer (12) providing hole transport, the TCO-layer is selected from IWO.
In an exemplary embodiment of the present solar cell the work function of the TCO layer (12) is from 2 eV to 8 eV, in particular 3.4 eV to 6.4 eV.
In an exemplary embodiment of the present solar cell the work function of the TCO layer (12) 1s 3.4 eV to 4.7 eV in case of the TCO-layer mainly transporting electrons.
In an exemplary embodiment of the present solar cell the work function of the TCO layer (12) is 4.7 eV to 6.4 eV in case of the TCO-layer mainly collecting holes.
In an exemplary embodiment of the present solar cell in at least one first stack the TCO layer (12) has a work function for transporting electrons and in at least one second stack the TCO layer (12) has a work function for collecting holes.
In an exemplary embodiment of the present solar cell the TCO layer each individually is textured, in particular with a same texturing as the intrinsic layer.
In an exemplary embodiment of the present solar cell the VOC is >600 mV, such as > 700 mV, and/or wherein a Js is > 30 mA/cm?, such as > 40 mA/cm?, and/or a fill factor (FF) of >60%, in particular > 70%, such as > 80%, and/or having an efficiency of > 16%, in particular > 20%, such as > 23.2%. Measurements are carried out under the so-called Standard Test Condi- tions (temperature of solar cell of 25 C, irradiance equal to 1000 W/m? and AM 1.5 spectrum), considered as the industry standard for the characterization of solar cells.
The invention is further detailed by the accompanying figures and examples, which are exemplary and explanatory of nature and are not limiting the scope of the invention.
To the person skilled in the art, it may be clear that many variants, being obvious or not, may be conceivable falling within the scope of protection, defined by the present claims.
SUMMARY OF FIGURES
Figurel shows a prior art solar cell.
Figures 2a-b, 3 and 4a-b show present layouts. Figs. 2a-2b are two terminal (2T) layouts, and fig. 3 and 4a-b a three terminal (3T) layout.
Figure 6 shows a prior art electrical representation. The left part represents a prior art PV-cell, and the left part a prior art DC-DC boost converter.
Figures 7-9 and 11-16 show present electrical representations. In fig. 7 the left part represents the present PV-cell with increased self-inductance, and the right part an optimized and simplified
DC-DC boost converter.
Figure 10 shows a four terminal (4T) layout.
DETAILED DESCRIPTION OF FIGURES
1 solar cell 10 substrate 11 p-doped poly silicon oxide 12 n-doped poly silicon oxide 13 p-doped crystalline silicon 14 n-doped crystalline silicon 15 thin dielectric layer 17 dielectric layer or stack of layers 18b back side metal contacts or back side metal layer 18f front side metal contacts or front side metal layer
19 transparent conductive oxide layer 20 textured surface 21 highly doped n-type Si or hole transport layer 22 highly doped p-type Si or electron transport layer 31 positive PV-generator terminal 32 negative PV-generator terminal 33 first passive component terminal 34 second passive component terminal
The figures are further detailed in the description of the experiments below.
Fig. 1 shows a cross-section of a prior art front- and back-contacted (FBC) solar, with metal con- tacts 18f (front) and 18b (back, a silicon substrate 10, optionally p-doped poly silicon oxide 11 an optionally n-doped poly silicon oxide 12, p-doped crystalline silicon 13, n-doped crystalline silicon 14, thin dielectric layer 15, and an optional dielectric layer or stack of layers 17.The lay- ers and substrate are optionally textured, as shown.
Figure 2a,b. On the left, a typical charge carrier collection structure of an interdigitated back-contacted (IBC) solar cell is shown (rear side of the cell). On the right, a possible re-design is proposed to increase the self-inductance of the cell. In the eventual IBC cell, metal contacts could be placed on top of these doped layers.
Figure 3. Approach where the inductor is electrically connected to one on the PV cell con- tacts, but it is spatially separated from the solar cell by an insulating layer.
Figure 4a,b. In high-efficiency front/back-contacted (FBC) cells, point contacts are used on the backside to reduce the relatively defective metal-semiconductor interface, as shown on the left. On the right, a possible re-design of such a backside metallization pattern is shown. By cre- ating a spiral-like metallization pattern, the self-inductance of the PV cell can be increased.
Figure 5. Two-diode equivalent solar cell model expanded with self-inductance (schemat- ically represented by Ls). Ipn is the photocurrent, Iai and Ia2 represent the diode current, and Rsn and Rs are the shunt and series resistance, respectively. Finally, Cv is the PV cell capacitance and Ls represents the enhanced inductance due to the addition of a planar coil.
Figure 6. A prior art configuration of a PV cell (left) and a DC-DC boost converter (right).
The DC-DC boost is an example converter that can be used for maximum power point tracking e.g., for strings of PV cells.
Figure 7. Proposed method where the higher inductance of the solar cell (left) allows for maximum power point tracking with a simplified power converter (right).
Figs. 8-14 show electric schemes representing embodiments of the present invention.
Fig 8: Example circuit of a DC-DC boost converter.
Fig 9: Example circuit of a DC-DC buck-boost converter. The numbers represent the po- tential connection points to the three terminals in Figure 3.
Fig 10: On the left, an approach is presented where the planar conductor is completely sep- arated from the PV cell by an insulating layer. As such, a four-terminal (4T) device is created.
On the right, an example circuit of a DC-DC buck converter is shown. The numbers represent the potential connection points to the four terminals in the left Figure.
Fig. 11: In the DC-DC-boost configuration, the inductor may be directly connected to the output of the PV generator. As such, a two-terminal PV / inductor configuration is sufficient to deploy the PV-integrated inductor in this converter.
Fig. 12: In the DC-DC-boost configuration, the inductor is directly connected to the output of the PV generator. However, in this configuration, there may need to be an externally accessi- ble terminal in between the PV generator and the inductor. As such, at least a three-terminal PV / inductor configuration is required to deploy the PV-integrated inductor in this converter.
Fig. 13: In the DC-DC buck configuration, there is no direct electrical connection between the PV generator and the inductor. As such, at least a four-terminal PV / inductor configuration may be required to deploy the PV-integrated inductor in this converter.
Fig. 14: For wireless power transfer, there is no direct electrical connection between the
PV generator and the primary coil. As such, at least a four-terminal PV / inductor configuration is required to deploy the PV-integrated inductor as the primary coil for wireless power transfer.
Fig. 15: In certain power converter topologies, more than one inductor may be used. In the figure, one inductor is directly connected to the PV generator, whereas the other is not.
Fig. 16: In certain power converter topologies, more than one inductor may be used. In the figure, both inductors are directly connected to the PV generator. In this case, there needs to be an externally accessible terminal in between the PV generator and the inductors.
Experiments
The following experiments are carried out.
Planar coil designs are optimized, such as in number of turns, thickness, and cross- section of the coils. Optimization is partly done through simulations in computer programs, such as COMSOL
In addition, also the combination of PV cell design and coil material and coil design is studied, both experimentally and through simulations.
An also simulations of PV devices connected to power converters are performed.
The invention although described in detailed explanatory context may be best under- stood in conjunction with the accompanying figures.
It should be appreciated that for commercial application it may be preferable to use one or more variations of the present system, which would similar be to the ones disclosed 1n the pre- sent application and are within the spirit of the invention.
For the purpose of searching the following section is added, of which the last section repre- sents a translation into Dutch. 1. A silicon based solar cell (1) comprising at least one p-n junction, a positive PV-generator terminal (31) in electrical contact with the p-n junction, a negative PV-generator terminal (32) in electrical contact with the p-n junction,
a substrate (10), wherein the substrate comprises Si and dopants, at least one electrical contact layer (21,22,18), wherein the at least one electrical contact layer covers < 99% of a surface of the solar cell at a respective front-side and/or respective back- side, in particular < 70%, more in particular <50%,
characterized in that at least one passive component is provided, wherein the at least one passive component each individually is provided at the respective front-side and/or respective back-side of the solar cell, wherein the at least one passive component covers < 99% of a surface of the solar cell at a respective front-side and/or respective back-side, in particular < 70%, more in particular <50%, wherein the at least one passive component each individually has a first pas-
sive component terminal and a second passive component terminal, wherein the passive compo- nent has an inductance of 0.1 uH-100H, wherein at least one of the two passive component ter- minals 1s in direct or indirect electro-magnetic contact with the respective PV-generator terminal, and the other of the two passive component terminals is in contact with an external terminal.
2. The silicon based solar cell(1) according to embodiment 1,
wherein at least one of the two passive component terminals coincides with the respective posi- tive PV-generator terminal or negative PV-generator terminal, and/or wherein the at least one passive component forms an at least one first electrical contact layer and wherein said first electrical contact layer is in electrical contact with the respective p-n junction of the solar cell, and/or wherein at least one of the two passive component terminals coincides with the respective posi- tive PV-generator terminal or negative PV-generator terminal and wherein at least one other of the two passive component terminals does not coincide with the respective positive PV-generator terminal or negative PV-generator terminal, and/or wherein the at least one passive component forms at least one second electrical contact layer and wherein said electrical second contact layer is in electric contact with the respective first electri- cal contact layer, wherein said first electrical contact layer is in electrical contact with the respec- tive p-n junction of the solar cell, and/or wherein none of the two passive component terminals coincides with the respective p-n junction of the solar cell, and/or wherein the at least one passive component forms at least one second electrical contact layer and wherein said electrical second contact layer is in direct or indirect electro-magnetic contact with the respective first electrical contact layer, and wherein in particular said at least one first electri- cal contact layer and said at least one second electrical contact layer are electrically separated from one and another by an electrical insulation material, such as a SiOz layer, wherein said first electrical contact layer is in electrical contact with the respective p-n junction of the solar cell.
3. The silicon based solar cell according to any of embodiments 1-2, wherein the silicon of the substrate is selected from crystalline silicon, polycrystalline silicon, nano-crystalline silicon, and combinations thereof, and/or wherein the substrate (10) is a single sided or double-sided flat substrate (10) surface, and/or wherein the substrate (10) is a single sided or double-sided textured substrate (10) surface (ISO 4287:1997), in particular textured with a surface roughness Ra of 1-20 um, such as 2-10 um, and/or wherein the textured surface has an aspect ratio (height:depth of a textured structure) of 2-10, and/or wherein the substrate (10) comprises 1*10!2-0.5%10'” n- or p-type dopants/cm®, in particular 2*104-101 dopants/em’, more in particular 5* 10-1015 dopants/cm’, such as 8*10'*-3*10'° do- pants/cm?, and/or wherein the substrate (10) has a resistivity of 0.1-1000 ohm™*cm at 300K, more in particular 1- 100 ohm*cm, such as 5-10 ohm*cm, and/or wherein a doping concentration is spatially constant, or wherein a doping concentration varies spatially, and/or wherein n-type dopants are selected from P, As, Bi, Sb and Li, and/or wherein p-type dopants are selected from B, Ga, and In, and/or wherein a dopant concentration is 5*107-0.5*10!° n- or p-type dopants/cm?, and/or wherein the solar cell is selected from a hetero-junction solar cell, a back-contacted solar cell, such as an interdigitated back-contacted solar cell, and a back and front contacted solar cell. 4. The silicon based solar cell according to any of embodiments 1-3, wherein at least one of the at least two passive component terminals is in electrical contact with at least one further electri- cal component, such as a switch, a capacitor, a diode, and a resistor, and/or wherein the at least one passive component is part of a circuit selected from a DC-DC circuit, such as a DC-DC boost circuit, a DC-DC buck boost circuit, a DC-DC buck circuit, and from a
DC-AC circuit. 5. The silicon based solar cell(1) according to any of embodiments 1-4, wherein the at least one electrical contact layer comprises a spiral shaped conducting material. 6. The silicon based solar cell(1) according to any of embodiments 1-5, wherein the at least one passive component each individually has an inductance of 0.1 uH-10H, in particular 1 uH-1H, more in particular 2 pH-50 pH, such as 5-20 pH, and/or wherein the at least one passive component each individually is adapted to provide a high-power low frequency output, in particular < 500 kHz, more in particular <100 kHz, such as < 10 kHz, and/or wherein the at least one passive component each individually has a resistance of < 30 ©}, in par- ticular a resistance of < 1 £2, more in particular a resistance of < 0.1 £0, even more in particular a resistance of < 5m Q, and/or wherein at least one passive component is provided with at least one magnetic material, in partic- ular at least one layer of magnetic material, and/or wherein at least one passive component is provided with at least one void, in particular air, wherein the at least one electrical contact layer has a thickness of 0.1-100 um, in particular a thickness of 1-50 um, more in particular a thickness of 2-20 um, and/or wherein the at least one electrical contact layer has a width of 20-10000 pm, in particular 100- 1000 um, such as 180-220 um, and/or wherein the at least one electrical contact layer comprises a material selected from metals, in par- ticular from Cu, W, Al, and Ag, from semi-conducting materials, such as n-doped Si and p- doped Si, from transparent conductive oxides, such as ITO, and combinations thereof, and/or in particular wherein the metal of the metal contacts (13) independently comprises at least one of
Cu, Al, W, Ti, Ni, Cr, and Ag, and/or wherein a thickness of said metal contacts (13) is 200 nm-50 pum, in particular 1-25 um, and/or wherein the metal contact (13) is selected from a metal layer, a metal grid, a metal line, or a combination thereof, and/or wherein the metal contact (13f) at a front side covers <20% of a surface area of the front side, preferably <10% thereof, such as <5% thereof. 7. The silicon based solar cell(1) according to any of embodiments 1-6, comprising two or more passive components, in particular three or more passive components, such as 4-6 passive compo- nents. 8. The silicon based solar cell(1) according to any of embodiments 1-7, wherein the at least one electrical contact layer is a charge carrier connecting layer, and/or wherein the solar cell has a size of 1*1 cm? — 20*20 cm’, and/or wherein the at least one passive component is provided on the backside and/or wherein the at least one passive component is provided on the front side. 9. The silicon based solar cell(1) according to any of embodiments 1-8, comprising directly on the substrate, at least one intrinsic layer (11), and/or directly on the intrinsic layer a transparent conductive oxide (TCO)-layer (12), wherein the at least one intrinsic layer (11) and transparent conductive oxide (TCO)-layer (12) provide electron transport or hole transport, respectively, and a metal contact (13) in electrical contact with the TCO-layer, in particular wherein the at least one intrinsic layer (11) is selected from intrinsic Si, such as (1)a-
Si:H and (i)nc-Si:H, from intrinsic Si-dielectrics, such as (i1)a-SiOx:H, (i)a-SiCx:H, and (1)a-
SiNx:H, or dielectric metal oxide passivation layer, and combinations thereof, and/or wherein the thickness of the intrinsic layer each individually is from 0.1 nm-50 nm, in particular 1-20 nm, such as 2-15 nm, and/or wherein the intrinsic layer each individually is textured, in particular with a same texturing as the substrate. 10. The silicon based solar cell(1) according to any of embodiments 6-9, wherein the material of the transparent conductive oxide layer (12) is selected from Indium Tin
Oxide (ITO), IOH, ZnO, or doped ZnO, such as Aluminium doped ZnO, doped Tin oxide, such as fluorine doped tin oxide, doped indium oxide, such as Indium Fluor Oxide (IFO:H), and In- dium Tungsten Oxide (IWO), and/or wherein a thickness of the transparent conductive layer (12) is 10-200 nm, in particular 30-170 nm, and/or wherein the refractive index of the transparent conductive layer (12) is <2.2, and/or wherein in the at least one intrinsic layer (11) and transparent conductive oxide (TCO)-layer (12) providing electron transport, the TCO-layer is selected from Aluminium doped ZnO, and/or wherein in the at least one intrinsic layer (11) and transparent conductive oxide (TCO)-layer (12) providing hole transport, the TCO-layer is selected from TWO, and/or wherein the work function of the TCO layer (12) is from 2 eV to 8 eV, in particular 3.4 eV to 6.4 eV, and/or wherein the work function of the TCO layer (12) is 3.4 eV to 4.7 eV in case of the TCO-layer mainly transporting electrons, and/or wherein the work function of the TCO layer (12) is 4.7 eV to 6.4 eV in case of the TCO-layer mainly collecting holes, and/or wherein in at least one first stack the TCO layer (12) has a work function for transporting elec- trons and in at least one second stack the TCO layer (12) has a work function for collecting holes, and/or wherein the TCO layer each individually is textured, in particular with a same texturing as the intrinsic layer. 11. The silicon based solar cell(1) according to any of embodiments 1-10, wherein the VOC 1s >600 mV, such as > 700 mV, and/or wherein a Js is > 30 mA/cm?, such as > 40 mA/cm?, and/or a fill factor (FF) of >60%, in particular > 70%, such as > 80%, and/or having an efficiency of > 16%, in particular > 20%, such as > 23.2%, when tested under AM1.5 conditions. 12. PV-module comprising at least one silicon based solar cell(1) according to any of embodi- ments 1-11. 13. The PV-module according to embodiment 12, comprising output power controlling electron- ics, wherein the output power controlling electronics is in electrical connection with the respec- tive at least one PV-generator terminal and/or the at least one passive component terminal of the at least one silicon based solar cell(1). 14. The PV-module according to embodiment 13, wherein the output power controlling electron- ics comprises at least one converter, in particular 1 converter per 6 solar cells, more in particular 1 converter per 4 solar cells, even more in particular 1 converter per 1-2 solar cells, wherein the converter is a DC-DC converter, a DC-DC converter, a DC-DC buck converter, a
DC-DC buck booster converter, or a DC-AC converter. 15. A power supply system comprising 2-2 PV-modules according to any of embodiments 12- 14, in particular 2°-2'° PV-modules, more in particular 27-2° PV-modules. 16. Method of producing a silicon based solar cell(1) according to any of embodiments 1-14, comprising providing a substrate, such as a crystalline Si-substrate,
optionally texturing the substrate, such as double-side texturing the substrate, thereafter immersing the substrate into a strong oxidizing solution, thereafter etching the oxi- dized substrate by dipping the oxidized substrate into an acidic solution, directly thereafter loading the etched substrate into a layer deposition tool, and depositing an in- trinsic Si layer on at least one side of the etched substrate, thereafter depositing a transparent conductive oxide(TCO) layer on the at least one intrinsic Si- layer, depositing a metal layer on the TCO-layer, depositing a metal layer on the back-side, and patterning the metal layer and/or TCO layer therewith forming at least one passive component.

Claims (16)

ConclusiesConclusions 1. Een zonnecel op siliciumbasis (1) omvattend ten minste één p-n junctie, een positieve PV-generator terminal (31) in elektrisch contact met de p-n junctie, een negatieve PV-generator terminal (32) in elektrisch contact met de p-n-junctie, een substraat (10), waarbij het substraat Si en doteringsmiddelen omvat, ten minste één elektrische contactlaag (21,22,18), waarbij de ten minste één elektrische contactlaag < 99% van een oppervlak van de zonnecel aan een respectieve voorzijde en/of res- pectieve achterzijde bedekt, in het bijzonder < 70%, meer in het bijzonder <50%, gekenmerkt doordat ten minste één passieve component is verschaft, waarbij de ten minste één passieve component elk afzonderlijk 1s aangebracht aan de respectieve voorzijde en/of ach- terzijde van de zonnecel, waarbij de ten minste één passieve component < 99% van een opper- vlak van de zonnecel aan de respectieve voorzijde en/of achterzijde beslaat, in het bijzonder < 70%, meer in het bijzonder < 50%, waarbij de ten minste één passieve component elk afzonder- lijk een eerste passieve componentterminal en een tweede passieve componentterminal heeft, waarbij de passieve component een inductantie heeft van 0.1 uH-100H, waarin ten minste één van de twee passieve componentterminals in direct of indirect elektromagnetisch contact is met de respectievelijke PV-generator terminal, en de andere van de twee passieve componenttermi- nals in contact is met een externe terminal.A silicon based solar cell (1) comprising at least one p-n junction, a positive PV generator terminal (31) in electrical contact with the p-n junction, a negative PV generator terminal (32) in electrical contact with the p-n junction , a substrate (10), the substrate comprising Si and dopants, at least one electrical contact layer (21,22,18), the at least one electrical contact layer <99% of an area of the solar cell on a respective front side and/or or respective back covered, in particular < 70%, more in particular < 50%, characterized in that at least one passive component is provided, the at least one passive component being each individually arranged on the respective front and/or back side of the solar cell, wherein the at least one passive component occupies < 99% of a surface of the solar cell at the respective front and/or back side, in particular < 70%, more in particular < 50%, wherein the at least one passive component each separately has a first passive component terminal and a second passive component terminal, the passive component having an inductance of 0.1 uH-100H, wherein at least one of the two passive component terminals is in direct or indirect electromagnetic contact to the respective PV generator terminal, and the other of the two passive component terminals is in contact with an external terminal. 2. De zonnecel op siliciumbasis (1) volgens conclusie 1, waarin minstens één van de twee passieve componententerminals met de respectieve positieve PV-generator terminal of negatieve PV-generator terminal samenvalt, en/of waarin de ten minste één passieve component een ten minste één eerste elektrische contactlaag vormt en waarin deze eerste elektrische contactlaag in elektrisch contact staat met de respectie- velijke p-n junctie van de zonnecel, en/of waarbij ten minste één van de twee aansluitingen van de passieve component samenvalt met de respectievelijke positieve PV-generator terminal of negatieve PV-generator terminal en waarbij ten minste één andere van de twee aansluitingen van de passieve component niet samenvalt met de respectievelijke positieve PV-generator terminal of negatieve PV-generator terminal, en/of waarin de ten minste één passieve component ten minste één tweede elektrische contactlaag vormt en waarin deze elektrische tweede contactlaag in elektrisch contact staat met de respectie- velijke eerste elektrische contactlaag, waarin deze eerste elektrische contactlaag in elektrisch contact staat met de respectievelijke p-n junctie van de zonnecel, en/of waar geen van de twee aansluitingen van de passieve component samenvalt met de respectieve p-n junctie van de zonnecel, en/of waarin de ten minste één passieve component ten minste één tweede elektrische contactlaag vormt en waarin deze elektrische tweede contactlaag in elektromagnetisch contact staat met de respectievelijke eerste elektrische contactlaag, en waarin in het bijzonder deze ten minste één eerste elektrische contactlaag en deze ten minste één tweede elektrische contactlaag elektrisch van elkaar gescheiden zijn door een elektrisch isolatiemateriaal, zoals een SiO2-laag, waarin deze eerste elektrische contactlaag in elektrisch contact staat met de respectieve p-n-junctie van de zonnecel.The silicon based solar cell (1) according to claim 1, wherein at least one of the two passive component terminals coincides with the respective positive PV generator terminal or negative PV generator terminal, and/or wherein the at least one passive component has at least one forms one first electrical contact layer and wherein this first electrical contact layer is in electrical contact with the respective p-n junction of the solar cell, and/or wherein at least one of the two terminals of the passive component coincides with the respective positive PV generator terminal or negative PV generator terminal and in which at least one other of the two terminals of the passive component does not coincide with the respective positive PV generator terminal or negative PV generator terminal, and/or in which the at least one passive component has at least one forms a second electrical contact layer and wherein this electrical second contact layer is in electrical contact with the respective first electrical contact layer, wherein this first electrical contact layer is in electrical contact with the respective p-n junction of the solar cell, and/or where neither of the two terminals of the passive component coincides with the respective p-n junction of the solar cell, and/or wherein the at least one passive component forms at least one second electrical contact layer and wherein this electrical second contact layer is in electromagnetic contact with the respective first electrical contact layer, and wherein in particular, said at least one first electrical contact layer and said at least one second electrical contact layer are electrically separated from each other by an electrical insulating material, such as a SiO2 layer, wherein said first electrical contact layer is in electrical contact with the respective p-n junction of the solar cell. 3. De zonnecel op siliciumbasis volgens een van de conclusies 1-2, waarbij het silicium van het substraat is gekozen uit kristallijn silicium, polykristallijn silicium, nano-kristallijn silicium, en combinaties daarvan, en/of waar het substraat (10) een enkelzijdig of dubbelzijdig vlak substraat (10) oppervlak is, en/of waar het substraat (10) een enkelzijdig of dubbelzijdig getextureerd substraat (10) oppervlak is (ISO 4287:1997), in het bijzonder getextureerd met een oppervlakteruwheid Ra van 1-20 um, zoals 2-10 um, en/of waar het gestructureerde oppervlak een aspectverhouding (hoogte:diepte van een getextureerde structuur) heeft van 2-10, en/of waar het substraat (10) 1*10!2-0,5*101° n- of p-type dopering/em? omvat, in het bijzonder 2*10!+-1077 dopering/em?, meer in het bijzonder 5*101*-10! dopering/cm’, zoals 8*101-3*10: dopering/em’, en/of waarbij het substraat (10) een weerstand heeft van 0,1-1000 ohm*cm bij 300K, meer in het bij- zonder 1-100 ohm*cm, zoals 5-10 ohm*cm, en/of waarin een dopingconcentratie ruimtelijk constant is, of waarin een dopingconcentratie ruimte- lijk varieert, en/of waar de n-type doteringsstoffen zijn gekozen uit P, As, Bi, Sb en Li, en/of waar de p-typische doteringsstoffen zijn gekozen uit B, Ga en In, en/of waar een doteringsconcentratie 5*10+-0,5*10!° n- of p-type doteringsmateriaal/cm® bedraagt, en/of waarin de zonnecel is gekozen uit een hetero-junctie zonnecel, een zonnecel met rugcontact, zo- als een geïnterdigiteerde zonnecel met rugcontact, en een zonnecel met rug- en voorcontact.The silicon-based solar cell according to any one of claims 1-2, wherein the silicon of the substrate is selected from crystalline silicon, polycrystalline silicon, nanocrystalline silicon, and combinations thereof, and/or where the substrate (10) has a single-sided or double-sided flat substrate (10) surface, and/or where the substrate (10) is a single-sided or double-sided textured substrate (10) surface (ISO 4287:1997), in particular textured with a surface roughness Ra of 1-20 µm , such as 2-10 µm, and/or where the textured surface has an aspect ratio (height:depth of a textured structure) of 2-10, and/or where the substrate (10) is 1*10·2-0.5* 101° n- or p-type doping/em? includes, in particular 2*10 !+ -1077 dope/em 2 , more in particular 5*101*-10! dope/cm', such as 8*101-3*10: dope/em', and/or wherein the substrate (10) has a resistance of 0.1-1000 ohm*cm at 300K, typically 1 -100 ohm*cm, such as 5-10 ohm*cm, and/or in which a doping concentration is spatially constant, or in which a doping concentration varies spatially, and/or where the n-type dopants are selected from P, As, Bi , Sb and Li, and/or where the p-type dopants are selected from B, Ga and In, and/or where a dopant concentration 5*10+-0.5*10!° n- or p-type dopant/cm ® , and/or wherein the solar cell is selected from a heterojunction solar cell, a back contact solar cell, such as an interdigitated back contact solar cell, and a back and front contact solar cell. 4. De zonnecel op siliciumbasis volgens een van de conclusies 1-3, waarbij ten minste een van de ten minste twee aansluitingen van de passieve component in elektrisch contact staat met ten minste een andere elektrische component, zoals een schakelaar, een condensator, een diode en een weerstand, en/of waarbij de ten minste één passieve component deel uitmaakt van een schakeling die is gekozen uit een DC-DC boost-schakeling, een DC-DC buck boost-schakeling, een DC-DC buck-schake- ling en een DC-AC-schakeling.The silicon based solar cell according to any one of claims 1 to 3, wherein at least one of the at least two terminals of the passive component is in electrical contact with at least one other electrical component such as a switch, a capacitor, a diode and a resistor, and/or wherein the at least one passive component is part of a circuit selected from a DC-DC boost circuit, a DC-DC buck boost circuit, a DC-DC buck circuit, and a DC-AC circuit. 5. De zonnecel op siliciumbasis (1) volgens een van de conclusies 1-4, waarbij de ten minste één elektrische contactlaag bestaat uit een spiraalvormig geleidend materiaal.The silicon-based solar cell (1) according to any one of claims 1 to 4, wherein the at least one electrical contact layer consists of a spiral conductive material. 6. De zonnecel op basis van silicium (1) volgens een van de conclusies 1-5, waarin de ten minste één passieve component elk afzonderlijk een inductantie heeft van 0,1 uH-10H, in het bijzonder 1 uH-1H, meer in het bijzonder 2 uH-50 pH, zoals 5-20 pH, en/of waarin de ten minste één passieve component elk afzonderlijk is aangepast om een hoog ver- mogen met een lage frequentie te leveren, in het bijzonder < 500 kHz, meer in het bijzonder <The silicon-based solar cell (1) according to any one of claims 1 to 5, wherein the at least one passive component each has an inductance of 0.1 µH-10H, especially 1 µH-1H, more in especially 2 uH-50 pH, such as 5-20 pH, and/or wherein the at least one passive component is each individually adapted to provide high power at low frequency, typically < 500 kHz, more in especially < 100 kHz, zoals < 10 kHz, en/of waarin de ten minste één passieve component elk afzonderlijk een weerstand heeft van < 30 €, in het bijzonder een weerstand van < 1 €, meer in het bijzonder een weerstand van < 0,1 Q, nog meer in het bijzonder een weerstand van < 5 m€2, en/of waarin ten minste één passief onderdeel is voorzien van ten minste één magnetisch materiaal, in het bijzonder ten minste één laag magnetisch materiaal, en/of waarin ten minste één passief onderdeel is voorzien van ten minste één holte, in het bijzonder lucht, waarin de ten minste één elektrische contactlaag een dikte heeft van 0,1-100 um, in het bijzonder een dikte van 1-50 um, meer in het bijzonder een dikte van 2-20 um, en/of waarin de ten minste één elektrische contactlaag een breedte heeft van 20-10000 um, in het bij- zonder 100-1000 um, zoals 180-220 um, en/of waar de minstens één elektrische contactlaag een materiaal omvat gekozen uit metalen, in het bijzonder uit Cu, W, Al, en Ag, uit halfgeleidende materialen, zoals n-gedoopt Si en p-gedoopt St, uit transparante geleidende oxiden, zoals ITO, en combinaties daarvan, en/of in het bijzonder waarin het metaal van de metaalcontacten (13) onafhankelijk ten minste één van Cu, AL W, Ti, Ni, Cr, en Ag omvat, en/of waar een dikte van de metaalcontacten (13) 200 nm-50 um is, in het bijzonder 1-25 um, en/of waar het metaalcontact (13) is gekozen uit een metaallaag, een metaalrooster, een metaallijn, of een combinatie daarvan, en/of waarbij het metaalcontact (13f) aan een voorzijde <20% van een oppervlakte van de voorzijde beslaat, bij voorkeur <10% daarvan, zoals <5% daarvan.100 kHz, such as < 10 kHz, and/or in which the at least one passive component each individually has a resistance of < 30 €, especially a resistance of < 1 €, more preferably a resistance of < 0.1 Q , even more particularly a resistance of < 5 m€2, and/or in which at least one passive component is provided with at least one magnetic material, in particular at least one layer of magnetic material, and/or in which at least one passive part is provided with at least one cavity, in particular air, in which the at least one electrical contact layer has a thickness of 0.1-100 µm, in particular a thickness of 1-50 µm, more in particular a thickness of 2-20 µm, and/or wherein the at least one electrical contact layer has a width of 20-10000 µm, in particular 100-1000 µm, such as 180-220 µm, and/or where the at least one electrical contact layer comprises a material selected from metals, in particular from Cu, W, Al, and Ag, from semiconducting materials, such as n-doped Si and p-doped St, from transparent conducting oxides, such as ITO, and combinations thereof, and/or in particular, wherein the metal of the metal contacts (13) independently includes at least one of Cu, ALW, Ti, Ni, Cr, and Ag, and/or where a thickness of the metal contacts (13) is 200 nm-50 µm , in particular 1-25 µm, and/or where the metal contact (13) is selected from a metal layer, a metal grid, a metal line, or a combination thereof, and/or where the metal contact (13f) is <20% on a front side of an area of the front side, preferably <10% thereof, such as <5% thereof. 7. De zonnecel (1) op siliciumbasis volgens een van de conclusies 1-6, met twee of meer pas- sieve componenten, in het bijzonder drie of meer passieve componenten, zoals 4-6 passieve com- ponenten.The silicon-based solar cell (1) according to any one of claims 1-6, having two or more passive components, especially three or more passive components, such as 4-6 passive components. 8. De zonnecel op siliciumbasis (1) volgens een van de conclusies 1-7, waarin de ten minste één elektrische contactlaag een ladingsdrager verbindende laag is, en/of waarin de zonnecel een afmeting heeft van 1*1 cm? — 20*20 cm}, en/of waarin de ten minste één passieve component zich aan de achterzijde bevindt en/of waarin de ten minste één passieve component zich aan de voorzijde bevindt.The silicon-based solar cell (1) according to any one of claims 1 to 7, wherein the at least one electrical contact layer is a charge carrier connecting layer, and/or wherein the solar cell has a size of 1*1 cm? — 20*20 cm}, and/or in which the at least one passive component is located at the rear and/or in which the at least one passive component is located at the front. 9. De zonnecel op siliciumbasis (1) volgens een van de conclusies 1-8, omvattend direct op het substraat, ten minste een intrinsieke laag (11), en/of direct op de intrinsieke laag een transparante geleidende oxidelaag (TCO) (12), waarbij de ten minste één intrinsieke laag (11) en de transparante geleidende oxidelaag (TCO) (12) zorgen voor respectievelijk elektronentransport of gatentransport, en een metaalcontact (13) dat in elektrisch contact staat met de TCO-laag, in het bijzonder waarin ten minste één intrinsieke laag (11) is gekozen uit intrinsiek Si, zoals (1) a-Si:H en (1) nc-Si:H, uit intrinsieke Si-diëlektrische materialen, zoals (i) a-S1Ox:H, (1)a-SiCx:H en (1)a-SiNx:H, of een diëlektrische metaaloxidepassiveringslaag, en combinaties daarvan, en/of waarbij de dikte van de intrinsieke laag elk afzonderlijk 0,1 nm-50 nm bedraagt, in het bijzonder 1-20 nm, zoals 2-15 nm, en/of waarbij de intrinsieke laag elk afzonderlijk gestructureerd is, in het bijzonder met dezelfde tex- tuur als het substraat.The silicon-based solar cell (1) according to any one of claims 1 to 8, comprising directly on the substrate at least one intrinsic layer (11), and/or directly on the intrinsic layer a transparent conductive oxide (TCO) layer (12 ), wherein the at least one intrinsic layer (11) and the transparent conductive oxide (TCO) layer (12) provide electron transport or hole transport, respectively, and a metal contact (13) that is in electrical contact with the TCO layer, in particular wherein at least one intrinsic layer (11) is selected from intrinsic Si, such as (1) a-Si:H and (1) nc-Si:H, from intrinsic Si dielectric materials, such as (i) a-S1Ox:H , (1)a-SiCx:H and (1)a-SiNx:H, or a dielectric metal oxide passivation layer, and combinations thereof, and/or where the thickness of the intrinsic layer is each 0.1 nm-50 nm, in especially 1-20nm, such as 2-15nm, and/or wherein the intrinsic layer is individually textured, especially with the same texture as the substrate. 10. De zonnecel op siliciumbasis (1) volgens een van de conclusies 6-9, waarin het materiaal van de transparante geleidende oxidelaag (12) is gekozen uit Indium Tin Oxide (ITO), IOH, ZnO, of gedoteerd ZnO, zoals aluminium gedoteerd ZnO, gedoteerd Tin Oxide, zoals fluor gedoteerd Tin Oxide, gedoteerd indium oxide, zoals Indium Fluor Oxide (IFO:H), en Indium Wolfraam Oxide (IWO), en/of waar een dikte van de transparante geleidende laag (12) 10-200 nm is, in het bijzonder 30-170 nm, en/of waar de brekingsindex van de transparante geleidende laag (12) <2.2 is, en/of waar in de ten minste één intrinsieke laag (11) en de transparante geleidende oxidelaag (TCO) (12) voor elektronentransport, de TCO-laag is gekozen uit aluminium-gedoopt ZnO, en/of waarbij in de intrinsieke laag (11) en de transparante geleidende oxidelaag (TCO) (12) die zorgt voor het gatentransport, de TCO-laag is gekozen uit IWO, en/of waarbij de werkfunctie van de TCO-laag (12) tussen 2 eV en 8 eV ligt, in het bijzonder tussen 3,4eVen6,4eV, en/of waarin de werkfunctie van de TCO-laag (12) 3,4 eV tot 4,7 eV bedraagt in het geval dat de TCO-laag hoofdzakelijk elektronen transporteert, en/of waar de werkfunctie van de TCO-laag (12) 4,7 eV tot 6,4 eV bedraagt in het geval van een TCO- laag die hoofdzakelijk gaten opvangt, en/of waarin in ten minste één eerste stack de TCO-laag (12) een werkfunctie heeft voor het transpor- teren van elektronen en in ten minste één tweede stack de TCO-laag (12) een werkfunctie heeft voor het verzamelen van gaten, en/of waarin de TCO-laag elk afzonderlijk getextureerd is, in het bijzonder met eenzelfde textuur als de intrinsieke laag.The silicon-based solar cell (1) according to any one of claims 6 to 9, wherein the material of the transparent conductive oxide layer (12) is selected from Indium Tin Oxide (ITO), IOH, ZnO, or doped ZnO, such as aluminum doped ZnO, Doped Tin Oxide, such as Fluorine Doped Tin Oxide, Doped Indium Oxide, such as Indium Fluorine Oxide (IFO:H), and Indium Tungsten Oxide (IWO), and/or where a thickness of the transparent conductive layer (12) is 10- 200 nm, in particular 30-170 nm, and/or where the refractive index of the transparent conductive layer (12) is <2.2, and/or where in the at least one intrinsic layer (11) and the transparent conductive oxide layer ( TCO) (12) for electron transport, the TCO layer is selected from aluminium-doped ZnO, and/or where in the intrinsic layer (11) and the transparent conductive oxide layer (TCO) (12) providing the hole transport, the TCO layer is selected from IWO, and/or where the work function of the TCO layer (12) is between 2 eV and 8 eV, in particular between 3.4eV and 6.4eV, and/or where the work function of the TCO layer (12) is 3.4 eV to 4.7 eV in case the TCO layer mainly transports electrons, and/or where the work function of the TCO layer (12) is 4.7 eV to 6.4 eV in the case of a TCO layer mainly trapping holes, and/or in which in at least one first stack the TCO layer (12) has a work function to transport electrons and in at least one second stack the TCO layer (12) has a work function for collecting holes, and/or in which the TCO layer is individually textured, in particular with a similar texture to the intrinsic layer. 11. De zonnecel op siliciumbasis (1) volgens een van de conclusies 1-10, waarin de VOC >600 mV is, zoals > 700 mV, en/of waarin een Jsc > 30 mA/cm? is, zoals > 40 mA/cm?, en/of een vulfactor (FF) van > 60%, in het bijzonder > 70%, zoals > 80%, en/of met een rendement van > 16%, in het bijzonder > 20%, zoals > 23,2%, waanneer getest onder AMI .5-omstandigheden.The silicon-based solar cell (1) according to any one of claims 1-10, wherein the VOC is >600 mV, such as >700 mV, and/or wherein a Jsc >30 mA/cm? is, such as > 40 mA/cm?, and/or with a fill factor (FF) of > 60%, in particular > 70%, such as > 80%, and/or with an efficiency of > 16%, in particular > 20%, e.g. > 23.2%, when tested under AMI .5 conditions. 12. PV-module omvattend ten minste één zonnecel (1) op siliciumbasis volgens een van de con- clusies 1-11.A PV module comprising at least one silicon-based solar cell (1) according to any one of claims 1-11. 13. De PV-module volgens conclusie 12, met regelelektronica voor het uitgangsvermogen, waar- bij de regelelektronica voor het uitgangsvermogen in elektrische verbinding staat met de respec- tievelijke ten minste één PV-generator terminal en/of de ten minste één passieve componentter- minal van de ten minste één zonnecel op siliciumbasis( 1).The PV module according to claim 12, having output power control electronics, wherein the output power control electronics are in electrical communication with the respective at least one PV generator terminal and/or the at least one passive component terminal. minal of the at least one silicon-based solar cell (1). 14. De PV-module volgens conclusie 13, waarin de vermogensregelelektronica ten minste één omvormer omvat, in het bijzonder één omvormer per 6 zonnecellen, meer in het bijzonder één omvormer per 4 zonnecellen, nog meer in het bijzonder één omvormer per 1-2 zonnecellen, waarbij de omvormer een DC-DC-omvormer, een DC-DC buck-omvormer, een DC-DC buck- booster-omvormer, of een DC-AC-omvormer is.14. The PV module according to claim 13, wherein the power control electronics comprise at least one inverter, in particular one inverter per 6 solar cells, more in particular one inverter per 4 solar cells, even more in particular one inverter per 1-2 solar cells , where the converter is a DC-DC converter, a DC-DC buck converter, a DC-DC buck booster converter, or a DC-AC converter. 15. Een stroomvoorzieningssysteem met 2-213 PV-modules overeenkomstig een van de claims 12-14, in het bijzonder 2°-2'° PV-modules, meer in het bijzonder 27-2° PV-modules.15. A power supply system with 2-213 PV modules according to any one of claims 12-14, in particular 2°-2'° PV modules, more specifically 27-2° PV modules. 16. Methode voor het produceren van een zonnecel (1) op siliciumbasis volgens een van de con- clusies 1-14, omvattend het verstrekken van een substraat, zoals een kristallijn Si-substraat, het optioneel textureren van het substraat, zoals het dubbelzijdig textureren van het substraat, vervolgens het substraat onderdompelen in een sterke oxiderende oplossing, vervolgens het geoxideerde substraat etsen door het geoxideerde substraat onder te dompelen in een zure oplossing direct daarna het geëtste substraat in een laagafzettingsgereedschap plaatsen, en een intrinsieke Si laag op ten minste één zijde van het geëtste substraat afzetten vervolgens een transparante geleidende oxidelaag (TCO) op de ten minste één intrinsieke Si-laag afzetten het afzetten van een metaallaag op de TCO-laag, het afzetten van een metaallaag op de achterkant, en het aanbrengen van patronen op de metaallaag en/of de TCO-laag waardoor ten minste één pas- sieve component wordt gevormd.A method for producing a silicon-based solar cell (1) according to any one of claims 1 to 14, comprising providing a substrate, such as a crystalline Si substrate, optionally texturing the substrate, such as double-sided texturing of the substrate, then immerse the substrate in a strong oxidizing solution, then etch the oxidized substrate by immersing the oxidized substrate in an acidic solution immediately after that, placing the etched substrate in a layer deposition tool, and an intrinsic Si layer on at least one side of the etched substrate then depositing a transparent conductive oxide (TCO) layer on the at least one intrinsic Si layer depositing a metal layer on the TCO layer, depositing a metal layer on the back side, and patterning the metal layer and/or the TCO layer forming at least one passive component.
NL2030089A 2021-12-09 2021-12-09 Integration of inductors on silicon-based solar cells NL2030089B1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
NL2030089A NL2030089B1 (en) 2021-12-09 2021-12-09 Integration of inductors on silicon-based solar cells
PCT/NL2022/050677 WO2023106913A1 (en) 2021-12-09 2022-11-24 Integration of inductors on silicon-based solar cells
EP22814197.4A EP4445430A1 (en) 2021-12-09 2022-11-24 Integration of inductors on silicon-based solar cells

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL2030089A NL2030089B1 (en) 2021-12-09 2021-12-09 Integration of inductors on silicon-based solar cells

Publications (1)

Publication Number Publication Date
NL2030089B1 true NL2030089B1 (en) 2023-06-26

Family

ID=79269616

Family Applications (1)

Application Number Title Priority Date Filing Date
NL2030089A NL2030089B1 (en) 2021-12-09 2021-12-09 Integration of inductors on silicon-based solar cells

Country Status (3)

Country Link
EP (1) EP4445430A1 (en)
NL (1) NL2030089B1 (en)
WO (1) WO2023106913A1 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6395971B1 (en) * 1999-08-12 2002-05-28 Institut Fuer Solare Energieversorgungstechnik (Iset) Verein An Der Universitaet Gesamthochschule Kassel E.V. Apparatus for converting solar energy into electrical energy and for radiating and/or receiving high frequency electromagnetic waves
US20130038268A1 (en) * 2010-04-28 2013-02-14 Nokia Corporation Photovoltaic cell arrangements
EP2669952A1 (en) * 2012-06-01 2013-12-04 Roth & Rau AG Photovoltaic device and method of manufacturing same
EP2725624A1 (en) * 2012-10-24 2014-04-30 BlackBerry Limited Solar cell and portable electronic device
US20170162735A1 (en) * 2015-12-04 2017-06-08 Industrial Technology Research Institute Solar cell structure for wireless charging

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6395971B1 (en) * 1999-08-12 2002-05-28 Institut Fuer Solare Energieversorgungstechnik (Iset) Verein An Der Universitaet Gesamthochschule Kassel E.V. Apparatus for converting solar energy into electrical energy and for radiating and/or receiving high frequency electromagnetic waves
US20130038268A1 (en) * 2010-04-28 2013-02-14 Nokia Corporation Photovoltaic cell arrangements
EP2669952A1 (en) * 2012-06-01 2013-12-04 Roth & Rau AG Photovoltaic device and method of manufacturing same
EP2725624A1 (en) * 2012-10-24 2014-04-30 BlackBerry Limited Solar cell and portable electronic device
US20170162735A1 (en) * 2015-12-04 2017-06-08 Industrial Technology Research Institute Solar cell structure for wireless charging

Also Published As

Publication number Publication date
EP4445430A1 (en) 2024-10-16
WO2023106913A1 (en) 2023-06-15

Similar Documents

Publication Publication Date Title
KR101627217B1 (en) Sollar Cell And Fabrication Method Thereof
US7759158B2 (en) Scalable photovoltaic cell and solar panel manufacturing with improved wiring
US7863515B2 (en) Thin-film solar cell and method of manufacturing the same
US8604330B1 (en) High-efficiency solar-cell arrays with integrated devices and methods for forming them
US10181541B2 (en) Smart photovoltaic cells and modules
US20160087579A1 (en) Smart photovoltaic cells and modules
WO2014169295A1 (en) Smart photovoltaic cells and modules
US20250151453A1 (en) Solar cell
Boukortt et al. Development of high-efficiency PERC solar cells using Atlas Silvaco
CN105118874A (en) Crystalline silicon solar cell and manufacture method thereof
CN118472073A (en) Back contact battery, manufacturing method thereof and photovoltaic module
NL2030089B1 (en) Integration of inductors on silicon-based solar cells
CN101593781A (en) Non-linear solar cell module
CN115000198A (en) Solar cells and photovoltaic modules
JP2009253269A (en) Photoelectric conversion device using semiconductor nanomaterials, and method of manufacturing the same
Mai et al. New emitter design and metal contact for screen-printed solar cell front surfaces
Coletti et al. 23% Efficiency metal wrap through silicon heterojunction solar cells
Mil'shtein et al. Cascaded heterostructured a-Si/c-Si Solar Cell with increased current production
Dai et al. High efficiency n-silicon solar cells using rear junction structures
CN223219421U (en) Back contact solar cell and photovoltaic module
NL2033383B1 (en) Integrated internal heat sink for passively cooling photovoltaic modules
NL2028691B1 (en) Electron Transport Layer- and/or Hole Transport Layer-Free Silicon HeteroJunction Solar Cells
Coletti et al. 23% METAL WRAP THROUGH SILICON HETEROJUNCTION SOLAR CELLS-A SIMPLE TECHNOLOGY INTEGRATING HIGH PERFORMANCE CELL AND MODULE TECHNOLOGIES
Keller et al. Simple mini module fabrication schemes for high voltage silicon solar cells
CN120813056A (en) Solar cell, preparation method thereof and photovoltaic module