[go: up one dir, main page]

WO2019080374A1 - 显示面板的驱动装置及方法 - Google Patents

显示面板的驱动装置及方法

Info

Publication number
WO2019080374A1
WO2019080374A1 PCT/CN2018/072291 CN2018072291W WO2019080374A1 WO 2019080374 A1 WO2019080374 A1 WO 2019080374A1 CN 2018072291 W CN2018072291 W CN 2018072291W WO 2019080374 A1 WO2019080374 A1 WO 2019080374A1
Authority
WO
WIPO (PCT)
Prior art keywords
driving
sub
thin film
film transistor
pixel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2018/072291
Other languages
English (en)
French (fr)
Inventor
单剑锋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HKC Co Ltd
Original Assignee
HKC Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HKC Co Ltd filed Critical HKC Co Ltd
Priority to US16/070,343 priority Critical patent/US10748500B2/en
Publication of WO2019080374A1 publication Critical patent/WO2019080374A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G09G3/3659—Control of matrices with row and column drivers using an active matrix the addressing of the pixel involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependant on signal of two data electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0439—Pixel structures
    • G09G2300/0443—Pixel structures with several sub-pixels for the same colour in a pixel, not specifically used to display gradations
    • G09G2300/0447—Pixel structures with several sub-pixels for the same colour in a pixel, not specifically used to display gradations for multi-domain technique to improve the viewing angle in a liquid crystal display, such as multi-vertical alignment [MVA]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202—Addressing of scan or signal lines
    • G09G2310/0205—Simultaneous scanning of several lines in flat panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0242—Compensation of deficiencies in the appearance of colours
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/028—Improving the quality of display appearance by changing the viewing angle properties, e.g. widening the viewing angle, adapting the viewing angle to the view direction
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving

Definitions

  • the present application relates to the field of display panels, and more particularly to a driving device and method for a display panel.
  • each pixel of the display area of the liquid crystal display panel is generally divided into sub-pixels and main pixels, so that a potential difference is present between the sub-pixel and the main pixel, causing the liquid crystal display panel to be inside.
  • the tilt angle of the liquid crystal changes, thereby achieving the effect of reducing the color shift.
  • the load of the scanning line which causes a potential difference between the sub-pixel and the main pixel in the display panel is high.
  • a main object of the present application is to provide a driving device and method for a display panel, which are directed to solving the problem of controlling a high scan line load of a potential difference between a sub-pixel and a main pixel when color shift is reduced.
  • the present application provides a driving device for a display panel, the display panel including a pixel area composed of an array of pixel dots, each of the pixel points including a main pixel and a sub-pixel, and the driving device of the display panel includes :
  • the active switch array includes a main driving thin film transistor disposed corresponding to the main pixel, a sub driving thin film transistor disposed corresponding to the sub pixel, and a charge sharing thin film transistor disposed corresponding to the sub pixel;
  • a scan line array including a first scan line and a second scan line; the first scan line for driving the main driving thin film transistor and the sub driving thin film transistor; and the second scan line for driving the driving Charge sharing thin film transistor;
  • An array substrate row driving circuit comprising a first driving circuit and a second driving circuit
  • Each of the first driving circuits includes:
  • Two first driving sub-circuits the two first driving sub-circuits are correspondingly connected to one of the first scanning lines, and are oppositely disposed at two ends of the first scanning line, the two first driving sub- The circuit drives the first scan line together;
  • Each of the second driving circuits includes:
  • Two second driving sub-circuits the two second driving sub-circuits are correspondingly connected to one of the second scanning lines, and are oppositely disposed at two ends of the second scanning line, the two second driving sub- The circuit drives the second scan line together;
  • the two second driving sub-circuits disposed opposite the two ends of the second scan line jointly drive the second scan line, so that the two first driving sub-circuits jointly drive the first After scanning the line, a potential difference is exhibited between the main pixel and the sub-pixel of each of the pixel points.
  • the two first driving sub-circuits collectively drive the turning on or off of the first scan line to control turning on or off of the main driving thin film transistor and the sub driving thin film transistor.
  • a gate of the main driving thin film transistor and a gate of the sub driving thin film transistor are respectively connected to the first scan line, a source of the main driving thin film transistor and a sub driving thin film transistor
  • the source is a charge input end of the pixel
  • the drain of the main drive thin film transistor is a charge storage end of the main pixel
  • the drain of the sub-drive thin film transistor is a charge storage end of the sub-pixel.
  • a gate of the charge sharing thin film transistor is connected to the second scan line, a source of the charge sharing thin film transistor is connected to a charge storage end of the sub-pixel, and a drain of the charge sharing thin film transistor is A shared sub-pixel shared charge storage end.
  • a gate of the main driving thin film transistor and a gate of the sub driving thin film transistor are respectively connected to the first scan line, a drain of the main driving thin film transistor and a sub driving thin film transistor
  • the drain is a charge input terminal of a pixel
  • the source of the main drive thin film transistor is a charge storage end of the main pixel
  • the source of the sub-drive thin film transistor is a charge storage end of the sub-pixel.
  • a gate of the charge sharing thin film transistor is connected to the second scan line, and a drain of the charge sharing thin film transistor is connected to a charge storage end of the subpixel, a source of the charge sharing thin film transistor A shared sub-pixel shared charge storage end.
  • the first driving circuit is spaced apart from the second driving circuit.
  • the number of the first driving circuits is equal to the number of the second driving circuits.
  • the present application further provides a driving method of a display panel
  • the display panel includes an array substrate row driving circuit
  • the array substrate row driving circuit includes a first driving circuit and a second driving circuit
  • the first driving circuit includes two first driving sub-circuits, and the two first driving sub-circuits are oppositely disposed on opposite sides of the scanning line array of the display panel, and jointly drive a first scan line in the scan line array
  • Each of the second driving circuits includes two second driving sub-circuits disposed opposite to both sides of the scan line array of the display panel and driving a second scan in the scan line array Line, including steps:
  • the two first driving sub-circuits in the first driving circuit and the two second driving sub-circuits in the second driving circuit to operate at regular intervals;
  • the operating rules of the two first driving sub-circuits are: driving the first scan lines of the scan line array according to the picture input signals, and turning on the main driving thin film transistors and the sub driving thin film transistors connected to the first scan lines;
  • the operation rules of the two second driving sub-circuits are: driving the second scan lines of the scan line array in common according to the picture input signals, so that the charge sharing thin film transistors connected to the second scan lines are turned on.
  • the present application further provides a driving device for displaying a display panel, the display panel including a pixel region composed of an array of pixel dots, each of the pixel dots including a main pixel and a sub-pixel, and the display panel
  • the driving device includes:
  • the active switch array includes a main driving thin film transistor disposed corresponding to the main pixel, a sub driving thin film transistor disposed corresponding to the sub pixel, and a charge sharing thin film transistor disposed corresponding to the sub pixel;
  • a scan line array including a first scan line and a second scan line; the first scan line for driving the main driving thin film transistor and the sub driving thin film transistor; and the second scan line for driving the driving Charge sharing thin film transistor;
  • the array substrate row driving circuit includes a first driving circuit and a second driving circuit, and the first driving circuit is parallel and spaced apart from the second driving circuit;
  • Each of the first driving circuits includes:
  • Two first driving sub-circuits the two first driving sub-circuits are correspondingly connected to one of the first scanning lines, and are oppositely disposed at two ends of the first scanning line, the two first driving sub- The circuit drives the first scan line together;
  • Each of the second driving circuits includes:
  • Two second driving sub-circuits the two second driving sub-circuits are correspondingly connected to one of the second scanning lines, and are oppositely disposed at two ends of the second scanning line, the two second driving sub- The circuit drives the second scan line together;
  • the two second driving sub-circuits disposed opposite the two ends of the second scan line jointly drive the second scan line, so that the two first driving sub-circuits jointly drive the first After scanning the line, a potential difference is exhibited between the main pixel and the sub-pixel of each of the pixel points.
  • each of the first driving circuits in the driving device of the display panel includes: two first driving sub-circuits, and the two first driving sub-circuits are connected to the first scanning a line, and oppositely disposed at opposite ends of the first scan line, the two first driving sub-circuits jointly drive the first scan line; each of the second driving circuits includes: two second a driving sub-circuit, the two second driving sub-circuits are correspondingly connected to one of the second scanning lines, and are oppositely disposed at two ends of the second scanning line, and the two second driving sub-circuits jointly drive the same The second scan line is described.
  • each first driving circuit Since the two first driving sub-circuits of each first driving circuit are independent of each other and the two second driving circuits of each second driving circuit, and can simultaneously drive different types of scanning line operations, so that the first scanning line
  • the second scan lines do not interfere with each other when the function is implemented, and are independent of each other, thereby equalizing the load of each scan line in the scan line array, and controlling the load of a single scan line in which the sub-pixel and the main pixel exhibit a potential difference are reduced.
  • FIG. 1 is a structural block diagram of an embodiment of a driving device for a display panel of the present application
  • FIG. 2 is a structural block diagram of another embodiment of a driving device for a display panel of the present application.
  • FIG. 3 is a structural block diagram of still another embodiment of a driving device for a display panel of the present application.
  • first”, “second”, and the like in this application are used for the purpose of description only, and are not to be construed as indicating or implying their relative importance or implicitly indicating the number of technical features indicated.
  • features defining “first” or “second” may include at least one of the features, either explicitly or implicitly.
  • the technical solutions between the various embodiments may be combined with each other, but must be based on the realization of those skilled in the art, and when the combination of the technical solutions is contradictory or impossible to implement, it should be considered that the combination of the technical solutions does not exist. Nor is it within the scope of protection required by this application.
  • the present application provides a driving device for a display panel, the display panel including a pixel region composed of an array of pixel dots, each of the pixel dots including a main pixel and a sub (Sub) pixel.
  • the distinction between the main pixel and the sub-pixel is mainly applied to reduce the color shift (Color Shift) is used in the Low Color Shift design.
  • the scan lines of the scan line array in the driving device of the display panel are divided into gate lines (Gate). Line) and Sharing Line, each scan line is driven by a GOA (Gate on Array) circuit.
  • the GOA circuit controls the potential difference generated in the pixel of the Ath line; when the collinear line C controls the potential difference in the pixel of the Ath line, the collinear line C is taken as the A+1.
  • the gate line of the row pixel is controlled by the GOA circuit to charge the pixel in the A+1th row, and so on.
  • the collinear line can be understood as a common line, that is, the GOA circuit drives the collinear line to realize two different functions successively, so that the load of the scanning line exhibiting a potential difference between the driving TFTs is large.
  • the driving device of the display panel includes:
  • An active switch array (not shown) includes a main driving TFT (T1) disposed corresponding to the main pixel, a sub driving TFT (T2) corresponding to the sub-pixel, and charge sharing corresponding to the sub-pixel TFT (T3);
  • a scan line array (not labeled) including a first scan line and a second scan line; the first scan line For driving the main driving TFT (T1) and the sub driving TFT (T2); the second scan line for driving the charge sharing TFT (T3);
  • the GOA circuit (not shown) includes a first driver circuit (not labeled) and a second driver circuit (not labeled):
  • Each of the first driving circuits includes:
  • Two first driving sub-circuits 11, the two first driving sub-circuits 11 are correspondingly connected to one of the first scanning lines And oppositely disposed at opposite ends of the first scan line, the two first driving sub-circuits 11 jointly drive the first scan line;
  • Each of the second driving circuits includes:
  • Two second driving sub-circuits 21, the two second driving sub-circuits 21 are connected to one of the second scanning lines And oppositely disposed at two ends of the second scan line, the two second driver circuits 21 jointly drive the second scan line;
  • the two second driving sub-circuits 21 oppositely disposed at opposite ends of the second scanning line collectively drive the second scanning line
  • a potential difference is exhibited between the main pixel and the sub-pixel of each of the pixel points.
  • the active switch array may be a thin film transistor array
  • the scan line array may be a row scan line array.
  • the first scan line It may also be parallel to the second scanning line described above and spaced apart. This arrangement conforms to the arrangement of the scan line array, maximizing the number of pixels.
  • the driving device of the display panel may include:
  • the active switch array includes a main driving TFT (T1) disposed corresponding to the main pixel, a sub driving TFT (T2) corresponding to the subpixel, and a charge sharing TFT (T3) corresponding to the subpixel ;
  • T1 main driving TFT
  • T2 sub driving TFT
  • T3 charge sharing TFT
  • a scan line array including a first scan line and a second scan line; the first scan line For driving the main driving TFT (T1) and the sub driving TFT (T2); the second scan line for driving the charge sharing TFT (T3);
  • a GOA circuit comprising a first driving circuit 10 and a second driving circuit 20, the first driving circuit 10 being parallel and spaced apart from the second driving circuit 20;
  • Each of the first driving circuits 10 includes:
  • Two first driving sub-circuits 11, the two first driving sub-circuits 11 are correspondingly connected to one of the first scanning lines And oppositely disposed at opposite ends of the first scan line, the two first driving sub-circuits 11 jointly drive the first scan line;
  • Each of the second driving circuits 20 includes:
  • Two second driving sub-circuits 21, the two second driving sub-circuits 21 are connected to one of the second scanning lines And oppositely disposed at two ends of the second scan line, the two second driver circuits 21 jointly drive the second scan line;
  • the two second driving sub-circuits 21 oppositely disposed at opposite ends of the second scanning line collectively drive the second scanning line
  • a potential difference is exhibited between the main pixel and the sub-pixel of each of the pixel points.
  • the two first driving sub-circuits 11 of each of the first driving circuits of the driving device of the display panel collectively control one scanning line
  • the two second driving sub-circuits 21 of each of the second driving circuits jointly control one scanning line , thus forming a bilateral drive.
  • the scan lines controlled between the two first driving sub-circuits 11 and the two second driving sub-circuits 21 are different, and the scan lines may include the first scan lines.
  • the second scan line, the two first driving sub-circuits 11 may drive the first scan line together, and the two second drive sub-circuits 21 separately drive the second scan line.
  • the driving process of the display panel reduces the color shift.
  • the two first driving circuits 11 drive the first scan line.
  • the two second drive circuits 21 jointly drive the second scan line
  • the charge sharing TFT is turned on, and a part of the charge in the sub-pixel is lost, so that a potential difference is generated between the sub-pixel corresponding to the sub-driving TFT (T2) and the main pixel corresponding to the main driving TFT (T1), and the liquid crystal layer in the display panel
  • the liquid crystal changes the potential difference to produce an inclination angle, thereby achieving the effect of reducing the color shift.
  • the original collinear line is divided into two, and the two driving sub-circuits corresponding to each scanning line are jointly driven to control the charging of a row of pixels, or between the sub-pixels and the main pixels in the pixel.
  • the potential difference thus reducing the load on a single scan line.
  • the first driving circuit 10 and the second driving circuit 20 are oppositely disposed on two sides of the scan line array, and the first driving circuit 10 is connected to multiple pieces.
  • First scan line The second driving circuit 20 is connected to the plurality of second scan lines.
  • the first driving circuit 10 and the second driving circuit 20 may be oppositely disposed on two sides of the scan line array, and the first driving circuit 10 is correspondingly connected.
  • Multiple first scan lines The second driving circuit 20 is connected to the plurality of second scanning lines, and the first driving circuit 10 includes a plurality of first driving sub-circuits 11, and each of the first driving sub-circuits 11 is connected to a first one.
  • Scanning line The second driving circuit 20 includes a plurality of second driving sub-circuits 21, and each of the second driving circuits 20 is connected to a second scanning line to form a single-sided driving.
  • the display panel is not affected.
  • Imaging convenient for the GOA circuit to control the scan line array, and the layout is more compact; in addition, when the first scan line in the scan line array When arranged in parallel with the second scanning line, it is also convenient to correspond to the arrangement of the scanning line array.
  • the two first driving sub-circuits 11 jointly drive the first scan line.
  • the two first driving sub-circuits 11 can jointly drive the first scan line. Turning on or off to control the turning on or off of the main driving TFT (T1) and the sub driving TFT (T2). By controlling the main driving TFT (T1) and the sub driving TFT (T2) to be turned on, the main driving TFT (T1) and the sub driving TFT (T2) can be charged with a charge operation.
  • the number of the first scan lines and the second scan line may be The number of bars is set equal.
  • the circuit connection structure of the active switch array may be a gate of the main driving TFT (T1) and a gate of the sub driving TFT (T2) and the first One scan line Connecting, the source of the main driving TFT (T1) and the source of the sub-driving TFT (T2) are extremely charge input ends of the pixel; the drain of the main driving TFT (T1) is a charge storage end of the main pixel, The drain of the sub-drive TFT (T2) is a charge storage end of the sub-pixel.
  • the source of the charge sharing TFT (T3) is connected to the charge storage end of the sub-pixel, and the drain of the charge sharing TFT (T3) is a shared charge storage end of the sub-pixel.
  • the shared charge storage end is used to store a partial charge of the charge storage end of the sub-pixel, so that a potential difference is generated between the sub-pixel corresponding to the sub-drive TFT (T2) and the main pixel corresponding to the main drive TFT (T1).
  • the circuit structure may be: the main a gate of the driving TFT (T1) and a gate of the sub-driving TFT (T2) and the first scan line, respectively Connecting, the drain of the main driving TFT (T1) and the drain of the sub-driving TFT (T2) are charge input terminals of a pixel; the source of the main driving TFT (T1) is a charge storage end of the main pixel, The source of the sub-drive TFT (T2) is the charge storage end of the sub-pixel.
  • the drain of the charge-sharing TFT (T3) is connected to the charge storage end of the sub-pixel, and the source of the charge-sharing TFT (T3) is a shared charge storage terminal of the sub-pixel.
  • the two first driving sub-circuits 11 drive the first scan line together
  • the gates of the driving TFTs corresponding to the main pixels and the sub-pixels are turned on, the charge input terminals of the main pixels and the charge input terminals of the sub-pixels input charges, and the charges are respectively stored in the charge storage ends and sub-pixels of the main pixels. Charge storage end.
  • the two second driver circuits 21 jointly drive the second scan line
  • the gate of the charge-sharing TFT (T3) of the sub-pixel is turned on, the charge in the charge storage end of the sub-pixel flows to the collinear charge storage end of the sub-pixel, thereby generating a potential difference between the sub-pixel and the main pixel, thereby The tilt angle of the liquid crystal is deflected.
  • the circuit layout of the main driving TFT (1), the sub driving TFT (T2), and the charge sharing TFT (T3) provides a complete hardware structure for the low color shift design of the driving device of the display panel.
  • the present application further provides a driving method of a display panel, the display panel includes an array substrate row driving circuit, and the array substrate row driving circuit includes a first driving circuit and a second driving circuit; each of the first driving circuits includes Two first driving sub-circuits, which are oppositely disposed on opposite sides of the scanning line array of the display panel, and jointly drive a first scanning line in the scanning line array; each of the second driving The circuit includes two second driving sub-circuits disposed opposite to each other on the two sides of the scan line array of the display panel and driving a second scan line in the scan line array.
  • the method includes the following steps:
  • the two first driving sub-circuits in the first driving circuit and the two second driving sub-circuits in the second driving circuit to operate at regular intervals;
  • the operating rules of the two first driving sub-circuits are: driving the first scan lines of the scan line array in common according to the picture input signal, and turning on the main driving thin film transistor and the sub driving thin film transistor connected to the first scan line;
  • the operation rules of the two second driving sub-circuits are: driving the second scan lines of the scan line array in common according to the picture input signals, and turning on the charge sharing thin film transistors connected to the second scan lines.
  • the driving method of the display panel is a driving process corresponding to the driving device of the display panel as described above, and therefore the driving method of the display panel has all the advantageous effects of the driving device of the above display panel.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)

Abstract

一种显示面板的驱动装置及方法，驱动装置通过设置第一驱动电路（10）和第二驱动电路（20），每一第一驱动电路（10）包括：两个第一驱动子电路（11），对应连接一条第一扫描线，并相对地设置在第一扫描线的两端，两个第一驱动子电路（11）共同驱动第一扫描线；每一第二驱动电路（20）包括：两个第二驱动子电路（21），对应连接一条第二扫描线，并相对地设置在第二扫描线的两端，两个第二驱动子电路（21）共同驱动第二扫描线；相对地设置在第二扫描线的两端的两个第二驱动子电路（21）共同驱动第二扫描线，以使两个第一驱动子电路（11）共同驱动第一扫描线后，每个像素点的主像素和子像素之间呈现电位差。

Description

显示面板的驱动装置及方法
技术领域
本申请涉及显示面板领域，尤其涉及显示面板的驱动装置及方法。
背景技术
目前用户从侧面观看垂直配向型的液晶显示面板，特别是大尺寸的液晶显示面板时会出现色偏的现象，且这种色偏会随着侧视观看角度的增大而增大。为了降低色偏，增大可视角度范围，通常都会将液晶显示面板的显示区域的每个像素点分成子像素和主像素，使子像素和主像素之间呈现电位差，引起液晶显示面板内液晶的倾角变化，从而达到降低色偏的效果。但降低色偏时，显示面板中使子像素和主像素之间呈现电位差的扫描线的负载高。
申请内容
本申请的主要目的在于提供一种显示面板的驱动装置及方法，旨在解决降低色偏时，控制子像素和主像素呈现电位差的扫描线负载高的问题。
为了实现上述目的，本申请提供一种显示面板的驱动装置，所述显示面板包括由像素点阵列组成的像素区域，每个所述像素点包括主像素和子像素，所述显示面板的驱动装置包括：
主动开关阵列，包括与所述主像素对应设置的主驱动薄膜晶体管，与所述子像素对应设置的子驱动薄膜晶体管，以及与所述子像素对应设置的电荷共享薄膜晶体管；
扫描线阵列，包括第一扫描线和第二扫描线；所述第一扫描线，用于驱动所述主驱动薄膜晶体管和所述子驱动薄膜晶体管；所述第二扫描线，用于驱动所述电荷共享薄膜晶体管；
阵列基板行驱动电路，包括第一驱动电路和第二驱动电路；
每一所述第一驱动电路，包括：
两个第一驱动子电路，所述两个第一驱动子电路对应连接一条所述第一扫描线，并相对地设置在所述第一扫描线的两端，所述两个第一驱动子电路共同驱动所述第一扫描线；
每一所述第二驱动电路，包括：
两个第二驱动子电路，所述两个第二驱动子电路对应连接一条所述第二扫描线，并相对地设置在所述第二扫描线的两端，所述两个第二驱动子电路共同驱动所述第二扫描线；
其中，相对地设置在所述第二扫描线的两端的所述两个第二驱动子电路共同驱动所述第二扫描线，以使所述两个第一驱动子电路共同驱动所述第一扫描线后，每个所述像素点的所述主像素和所述子像素之间呈现电位差。
可选地，所述两个第一驱动子电路共同驱动所述第一扫描线的开启或关闭，以控制所述主驱动薄膜晶体管和所述子驱动薄膜晶体管的导通或关断。
可选地，所述主驱动薄膜晶体管的栅极以及所述子驱动薄膜晶体管的栅极分别与所述第一扫描线连接，所述主驱动薄膜晶体管的源极和所述子驱动薄膜晶体管的源极为像素点的电荷输入端；所述主驱动薄膜晶体管的漏极为主像素的电荷储存端，所述子驱动薄膜晶体管的漏极为子像素的电荷储存端。
可选地，所述电荷共享薄膜晶体管的栅极与所述第二扫描线连接，所述电荷共享薄膜晶体管的源极与所述子像素的电荷储存端连接，所述电荷共享薄膜晶体管的漏极为子像素的共享电荷储存端。
可选地，所述主驱动薄膜晶体管的栅极以及所述子驱动薄膜晶体管的栅极分别与所述第一扫描线连接，所述主驱动薄膜晶体管的漏极和所述子驱动薄膜晶体管的漏极为像素点的电荷输入端；所述主驱动薄膜晶体管的源极为主像素的电荷储存端，所述子驱动薄膜晶体管的源极为子像素的电荷储存端。
可选地，所述电荷共享薄膜晶体管的栅极与所述第二扫描线连接，所述电荷共享薄膜晶体管的漏极与所述子像素的电荷储存端连接，所述电荷共享薄膜晶体管的源极为子像素的共享电荷储存端。
可选地，所述第一驱动电路与所述第二驱动电路间隔设置。
可选地，所述第一驱动电路的数量与所述第二驱动电路的数量相等。
此外，为实现上述目的，本申请还提供一种显示面板的驱动方法，所述显示面板包括阵列基板行驱动电路；所述阵列基板行驱动电路包括第一驱动电路和第二驱动电路；每一所述第一驱动电路包括两个第一驱动子电路，所述两个第一驱动子电路相对设置在显示面板的扫描线阵列两侧，并共同驱动扫描线阵列中的一条第一扫描线；每一所述第二驱动电路包括两个第二驱动子电路，所述两个第二驱动子电路相对设置在显示面板的扫描线阵列两侧，并共同驱动扫描线阵列中的一条第二扫描线，包括步骤：
根据画面输入信号使所述第一驱动电路中的所述两个第一驱动子电路和所述第二驱动电路中的所述两个第二驱动子电路按运行规则间隔运行；
其中，
所述两个第一驱动子电路的运行规则为：根据画面输入信号共同驱动扫描线阵列的第一扫描线，使所述第一扫描线连接的主驱动薄膜晶体管和子驱动薄膜晶体管导通；
所述两个第二驱动子电路的运行规则为：根据画面输入信号共同驱动扫描线阵列的第二扫描线，使所述第二扫描线连接的电荷共享薄膜晶体管导通。
此外，为实现上述目的，本申请还一种提供显示面板的驱动装置，所述显示面板包括由像素点阵列组成的像素区域，每个所述像素点包括主像素和子像素，所述显示面板的驱动装置包括：
主动开关阵列，包括与所述主像素对应设置的主驱动薄膜晶体管，与所述子像素对应设置的子驱动薄膜晶体管，以及与所述子像素对应设置的电荷共享薄膜晶体管；
扫描线阵列，包括第一扫描线和第二扫描线；所述第一扫描线，用于驱动所述主驱动薄膜晶体管和所述子驱动薄膜晶体管；所述第二扫描线，用于驱动所述电荷共享薄膜晶体管；
阵列基板行驱动电路，包括第一驱动电路和第二驱动电路，所述第一驱动电路与所述第二驱动电路平行且间隔设置；
每一所述第一驱动电路，包括：
两个第一驱动子电路，所述两个第一驱动子电路对应连接一条所述第一扫描线，并相对地设置在所述第一扫描线的两端，所述两个第一驱动子电路共同驱动所述第一扫描线；
每一所述第二驱动电路，包括：
两个第二驱动子电路，所述两个第二驱动子电路对应连接一条所述第二扫描线，并相对地设置在所述第二扫描线的两端，所述两个第二驱动子电路共同驱动所述第二扫描线；
其中，相对地设置在所述第二扫描线的两端的所述两个第二驱动子电路共同驱动所述第二扫描线，以使所述两个第一驱动子电路共同驱动所述第一扫描线后，每个所述像素点的所述主像素和所述子像素之间呈现电位差。
本申请的技术方案中，显示面板的驱动装置中的每一所述第一驱动电路，包括：两个第一驱动子电路，所述两个第一驱动子电路对应连接一条所述第一扫描线，并相对地设置在所述第一扫描线的两端，所述两个第一驱动子电路共同驱动所述第一扫描线；每一所述第二驱动电路，包括：两个第二驱动子电路，所述两个第二驱动子电路对应连接一条所述第二扫描线，并相对地设置在所述第二扫描线的两端，所述两个第二驱动子电路共同驱动所述第二扫描线。由于每一第一驱动电路的两个第一驱动子电路与每一第二驱动电路的两个第二驱动电路之间相互独立，并且可以同时驱动不同类型的扫描线运行，使得第一扫描线和第二扫描线在功能实现时不互相干扰，相互独立，从而均衡了扫描线阵列中每条扫描线的负载，控制子像素和主像素呈现电位差的单条扫描线负载降低。
附图说明
为了更清楚地说明本申请实施例或现有技术中的技术方案，下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本申请的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图示出的结构获得其他的附图。
图1为本申请显示面板的驱动装置一实施例的结构框图；
图2为本申请显示面板的驱动装置另一实施例的结构框图；
图3为本申请显示面板的驱动装置又一实施例的结构框图。
本申请目的的实现、功能特点及优点将结合实施例，参照附图做进一步说明。
具体实施方式
应当理解，此处所描述的实施例仅仅用以解释本申请，并不用于限定本申请。
下面将结合本申请实施例中的附图，对本申请实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例仅仅是本申请的一部分实施例，而不是全部的实施例。基于本申请中的实施例，本领域普通技术人员在没有作出创造性劳动前提下所获得的所有其他实施例，都属于本申请保护的范围。
需要说明，本申请实施例中所有方向性指示（诸如上、下、左、右、前、后……）仅用于解释在某一特定姿态（如附图所示）下各部件之间的相对位置关系、运动情况等，如果该特定姿态发生改变时，则该方向性指示也相应地随之改变。
另外，在本申请中涉及“第一”、“第二”等的描述仅用于描述目的，而不能理解为指示或暗示其相对重要性或者隐含指明所指示的技术特征的数量。由此，限定有“第一”、“第二”的特征可以明示或者隐含地包括至少一个该特征。另外，各个实施例之间的技术方案可以相互结合，但是必须是以本领域普通技术人员能够实现为基础，当技术方案的结合出现相互矛盾或无法实现时应当认为这种技术方案的结合不存在，也不在本申请要求的保护范围之内。
本申请提供一种显示面板的驱动装置，该显示面板包括由像素点阵列组成的像素区域，每个所述像素点包括主（Main）像素和子（Sub）像素。在本方案中，主像素和子像素的区分主要适用于为了降低色偏（Color Shift）所采用的低色偏（Low Color Shift）设计方案中。
需要说明的是，目前显示面板的驱动装置中的扫描线阵列的扫描线被分为栅线（Gate Line）和共线（Sharing Line），每条扫描线均由GOA（Gate on Array，阵列基板行驱动）电路驱动。栅线和共线驱动TFT（Thin Film Transistor，薄膜晶体管）阵列以降低色偏的过程是在栅线B和共线C围绕的第A行像素点中，GOA电路控制栅线B打开，使第A行像素点中充入电荷；当栅线B关闭之后共线C打开，GOA电路再控制第A行像素点内产生电位差；当共线C控制第A行像素点内产生电位差之后，再将共线C作为第A+1行像素点的栅线，通过GOA电路控制第A+1行的像素点内充入电荷，以此类推。上述方案中共线可以理解为公共的线，即GOA电路驱动共线需要先后实现两种不同的功能，因此控制驱动TFT间呈现电位差的扫描线的负载大。
参照图1，在本申请一实施例中，所述显示面板的驱动装置包括：
主动开关阵列（未标示），包括与所述主像素对应设置的主驱动TFT（T1），与所述子像素对应设置的子驱动TFT（T2），以及与所述子像素对应设置的电荷共享TFT（T3）；
扫描线阵列（未标示），包括第一扫描线 和第二扫描线 ；所述第一扫描线 ，用于驱动所述主驱动TFT（T1）和所述子驱动TFT（T2）；所述第二扫描线 ，用于驱动所述电荷共享TFT（T3）；
GOA电路（未标示），包括第一驱动电路（未标示）和第二驱动电路（未标示）：
每一所述第一驱动电路，包括：
两个第一驱动子电路11，所述两个第一驱动子电路11对应连接一条所述第一扫描线 ，并相对地设置在所述第一扫描线 的两端，所述两个第一驱动子电路11共同驱动所述第一扫描线 ；
每一所述第二驱动电路，包括：
两个第二驱动子电路21，所述两个第二驱动子电路21对应连接一条所述第二扫描线 ，并相对地设置在所述第二扫描线 的两端，所述两个第二驱动子电路21共同驱动所述第二扫描线 ；
其中，相对地设置在所述第二扫描线 的两端的所述两个第二驱动子电路21共同驱动所述第二扫描线 ，以使所述两个第一驱动子电路11共同驱动所述第一扫描线 后，每个所述像素点的所述主像素和所述子像素之间呈现电位差。
可选地，上述主动开关阵列可以为薄膜晶体管阵列，上述扫描线阵列可以为行扫描线阵列。上述第一扫描线 还可以与上述第二扫描线 平行，且间隔设置。这种排布方式符合扫描线阵列的排布，最大限度地保证了像素点的数量。
结合上述结构，例如，在另一实施例中，所述显示面板的驱动装置可以包括：
主动开关阵列，包括与所述主像素对应设置的主驱动TFT（T1），与所述子像素对应设置的子驱动TFT（T2），以及与所述子像素对应设置的电荷共享TFT（T3）；
扫描线阵列，包括第一扫描线 和第二扫描线 ；所述第一扫描线 ，用于驱动所述主驱动TFT（T1）和所述子驱动TFT（T2）；所述第二扫描线 ，用于驱动所述电荷共享TFT（T3）；
GOA电路，包括第一驱动电路10和第二驱动电路20，所述第一驱动电路10与所述第二驱动电路20平行且间隔设置；
每一所述第一驱动电路10，包括：
两个第一驱动子电路11，所述两个第一驱动子电路11对应连接一条所述第一扫描线 ，并相对地设置在所述第一扫描线 的两端，所述两个第一驱动子电路11共同驱动所述第一扫描线 ；
每一所述第二驱动电路20，包括：
两个第二驱动子电路21，所述两个第二驱动子电路21对应连接一条所述第二扫描线 ，并相对地设置在所述第二扫描线 的两端，所述两个第二驱动子电路21共同驱动所述第二扫描线 ；
其中，相对地设置在所述第二扫描线 的两端的所述两个第二驱动子电路21共同驱动所述第二扫描线 ，以使所述两个第一驱动子电路11共同驱动所述第一扫描线 后，每个所述像素点的所述主像素和所述子像素之间呈现电位差。
上述显示面板的驱动装置中每一个第一驱动电路中的两个第一驱动子电路11共同控制一条扫描线，每一个第二驱动电路中的两个第二驱动子电路21共同控制一条扫描线，从而形成双边驱动。需要说明的是，两个第一驱动子电路11与两个所述第二驱动子电路21之间控制的扫描线不相同，所述扫描线可以包括第一扫描线 和第二扫描线 ，可以是所述两个第一驱动子电路11共同驱动所述第一扫描线 ，所述两个第二驱动子电路21单独驱动所述第二扫描线 。
例如显示面板的驱动装置降低色偏的执行过程可以是，两个第一驱动电路11驱动所述第一扫描线 时，使子驱动TFT（T2）和主驱动TFT（T1）对应的像素点中充入电荷；两个第二驱动电路21共同驱动第二扫描线 使电荷共享TFT导通，子像素中的部分电荷流失，使子驱动TFT（T2）对应的子像素和主驱动TFT（T1）对应的主像素之间呈现电位差，显示面板中的液晶层内的液晶因电位差变化会产生倾角，从而达到降低色偏的效果。由于两个第一驱动子电路11和两个第二驱动子电路21分别控制第一扫描线 和第二扫描线 ，所以将原本的共线一分为二，通过每条扫描线对应的两个驱动子电路共同驱动控制实现某一行像素点中充入电荷，或者像素点内的子像素和主像素之间呈现电位差，因此减少了单条扫描线的负载。
请参照图2，在另一实施例中，所述第一驱动电路10和所述第二驱动电路20相对设置在所述扫描线阵列的两侧，所述第一驱动电路10对应连接多条第一扫描线 ，所述第二驱动电路20对应连接多条第二扫描线 。
在又一实施例中，请再次参照图3，所述第一驱动电路10和所述第二驱动电路20可以相对设置在所述扫描线阵列的两侧，所述第一驱动电路10对应连接多条第一扫描线 ，所述第二驱动电路20对应连接多条第二扫描线 ，且所述第一驱动电路10包括多个第一驱动子电路11，每一所述第一驱动子电路11对应连接一条第一扫描线 ；所述第二驱动电路20包括多个第二驱动子电路21，每一所述第二驱动电路20对应连接一条第二扫描线 ，从而形成单边驱动。
在上述实施例中，通过将第一驱动电路10和第二驱动电路20，或者是第一驱动子电路11和第二驱动子电路21设置在扫描线阵列的两侧，不会影响显示面板的成像，方便GOA电路对扫描线阵列进行控制，且布局更为紧凑；此外，当扫描线阵列中的第一扫描线 和第二扫描线 平行设置时，还方便与扫描线阵列的排布相对应。
请再次参照图1，需要说明的是，所述两个第一驱动子电路11共同驱动所述第一扫描线 例如可以是所述两个第一驱动子电路11共同驱动所述第一扫描线 的开启或关闭，以控制所述主驱动TFT（T1）和所述子驱动TFT（T2）的导通或关断。通过控制主驱动TFT（T1）和子驱动TFT（T2）导通，可以使主驱动TFT（T1）和子驱动TFT（T2）执行充入电荷操作。
可选地，为了使显示面板的驱动装置所在液晶显示面板的像素区域内所有的子像素和主像素均呈现电位差，可以将第一扫描线 的条数和第二扫描线 的条数设置相等。
可选地，在上述显示面板的驱动装置中，主动开关阵列的电路连接结构可以为所述主驱动TFT（T1）的栅极以及所述子驱动TFT（T2）的栅极分别与所述第一扫描线 连接，所述主驱动TFT（T1）的源极和所述子驱动TFT（T2）的源极为像素点的电荷输入端；所述主驱动TFT（T1）的漏极为主像素的电荷储存端，所述子驱动TFT（T2）的漏极为子像素的电荷储存端。所述电荷共享TFT（T3）的栅极与所述第二扫描线 连接，所述电荷共享TFT（T3）的源极与所述子像素的电荷储存端连接，所述电荷共享TFT（T3）的漏极为子像素的共享电荷储存端。其中，所述共享电荷储存端用于保存子像素的电荷储存端的部分电荷，从而使子驱动TFT（T2）对应的子像素和主驱动TFT（T1）对应的主像素之间产生电位差。
需要说明的是，上述主驱动TFT（T1）、子驱动TFT（T2）和电荷共享TFT（T3）的源极和漏极的连接方式可以相互交换，例如所述电路结构可以为：所述主驱动TFT（T1）的栅极以及所述子驱动TFT（T2）的栅极分别与所述第一扫描线 连接，所述主驱动TFT（T1）的漏极和所述子驱动TFT（T2）的漏极为像素点的电荷输入端；所述主驱动TFT（T1）的源极为主像素的电荷储存端，所述子驱动TFT（T2）的源极为子像素的电荷储存端。所述电荷共享TFT（T3）的栅极与所述第二扫描线 连接，所述电荷共享TFT（T3）的漏极与所述子像素的电荷储存端连接，所述电荷共享TFT（T3）的源极为子像素的共享电荷储存端。
当两个第一驱动子电路11共同驱动第一扫描线 时，主像素和子像素对应的驱动TFT的栅极打开，所述主像素的电荷输入端和所述子像素的电荷输入端输入电荷，并将电荷分别储存在主像素的电荷储存端和子像素的电荷储存端。若两个第二驱动子电路21共同驱动第二扫描线 时，子像素的电荷共享TFT（T3）的栅极打开，子像素的电荷储存端中的电荷流向子像素的共线电荷储存端，由此子像素和主像素之间产生电位差，从而使液晶的倾角发生偏转。通过主驱动TFT（1）、子驱动TFT（T2）以及电荷共享TFT（T3）的电路布局，为显示面板的驱动装置低色偏设计提供了完整的硬件结构。
本申请还提供一种显示面板的驱动方法，所述显示面板包括阵列基板行驱动电路；所述阵列基板行驱动电路包括第一驱动电路和第二驱动电路；每一所述第一驱动电路包括两个第一驱动子电路，所述两个第一驱动子电路相对设置在显示面板的扫描线阵列两侧，并共同驱动扫描线阵列中的一条第一扫描线；每一所述第二驱动电路包括两个第二驱动子电路，所述两个第二驱动子电路相对设置在显示面板的扫描线阵列两侧，并共同驱动扫描线阵列中的一条第二扫描线，包括步骤：
根据画面输入信号使所述第一驱动电路中的所述两个第一驱动子电路和所述第二驱动电路中的所述两个第二驱动子电路按运行规则间隔运行；其中，
所述两个第一驱动子电路的运行规则为：根据画面输入信号共同驱动扫描线阵列的第一扫描线，使所述第一扫描线连接的主驱动薄膜晶体管和子驱动薄膜晶体管导通；所述两个第二驱动子电路的运行规则为：根据画面输入信号共同驱动扫描线阵列的第二扫描线，使所述第二扫描线连接的电荷共享薄膜晶体管导通。
该显示面板的驱动方法是如上所述的显示面板的驱动装置对应的驱动过程，因此显示面板的驱动方法具有上述显示面板的驱动装置的所有的有益效果。
以上仅为本申请的可选实施例，并非因此限制本申请的专利范围，凡是利用本申请说明书及附图内容所作的等效结构或等效流程变换，或直接或间接运用在其他相关的技术领域，均同理包括在本申请的专利保护范围内。

Claims (20)

  1. 一种显示面板的驱动装置，其中，所述显示面板包括由像素点阵列组成的像素区域，每个所述像素点包括主像素和子像素，所述显示面板的驱动装置包括：
    主动开关阵列，包括与所述主像素对应设置的主驱动薄膜晶体管，与所述子像素对应设置的子驱动薄膜晶体管，以及与所述子像素对应设置的电荷共享薄膜晶体管；
    扫描线阵列，包括第一扫描线和第二扫描线；所述第一扫描线，用于驱动所述主驱动薄膜晶体管和所述子驱动薄膜晶体管；所述第二扫描线，用于驱动所述电荷共享薄膜晶体管；
    阵列基板行驱动电路，包括第一驱动电路和第二驱动电路；
    每一所述第一驱动电路，包括：
    两个第一驱动子电路，所述两个第一驱动子电路对应连接一条所述第一扫描线，并相对地设置在所述第一扫描线的两端，所述两个第一驱动子电路共同驱动所述第一扫描线；
    每一所述第二驱动电路，包括：
    两个第二驱动子电路，所述两个第二驱动子电路对应连接一条所述第二扫描线，并相对地设置在所述第二扫描线的两端，所述两个第二驱动子电路共同驱动所述第二扫描线；
    其中，相对地设置在所述第二扫描线的两端的所述两个第二驱动子电路共同驱动所述第二扫描线，以使所述两个第一驱动子电路共同驱动所述第一扫描线后，每个所述像素点的所述主像素和所述子像素之间呈现电位差。
  2. 如权利要求1所述的显示面板的驱动装置，其中，所述第一驱动电路与所述第二驱动电路间隔设置。
  3. 如权利要求2所述的显示面板的驱动装置，其中，所述第一驱动电路的数量与所述第二驱动电路的数量相等。
  4. 如权利要求1所述的显示面板的驱动装置，其中，所述两个第一驱动子电路共同驱动所述第一扫描线的开启或关闭，以控制所述主驱动薄膜晶体管和所述子驱动薄膜晶体管的导通或关断。
  5. 如权利要求4所述的显示面板的驱动装置，其中，所述第一驱动电路与所述第二驱动电路间隔设置。
  6. 如权利要求5所述的显示面板的驱动装置，其中，所述第一驱动电路的数量与所述第二驱动电路的数量相等。
  7. 如权利要求4所述的显示面板的驱动装置，其中，所述主驱动薄膜晶体管的栅极以及所述子驱动薄膜晶体管的栅极分别与所述第一扫描线连接，所述主驱动薄膜晶体管的源极和所述子驱动薄膜晶体管的源极为像素点的电荷输入端；所述主驱动薄膜晶体管的漏极为主像素的电荷储存端，所述子驱动薄膜晶体管的漏极为子像素的电荷储存端。
  8. 如权利要求7所述的显示面板的驱动装置，其中，所述电荷共享薄膜晶体管的栅极与所述第二扫描线连接，所述电荷共享薄膜晶体管的源极与所述子像素的电荷储存端连接，所述电荷共享薄膜晶体管的漏极为子像素的共享电荷储存端。
  9. 如权利要求4所述的显示面板的驱动装置，其中，所述主驱动薄膜晶体管的栅极以及所述子驱动薄膜晶体管的栅极分别与所述第一扫描线连接，所述主驱动薄膜晶体管的漏极和所述子驱动薄膜晶体管的漏极为像素点的电荷输入端；所述主驱动薄膜晶体管的源极为主像素的电荷储存端，所述子驱动薄膜晶体管的源极为子像素的电荷储存端。
  10. 如权利要求9所述的显示面板的驱动装置，其中，所述电荷共享薄膜晶体管的栅极与所述第二扫描线连接，所述电荷共享薄膜晶体管的漏极与所述子像素的电荷储存端连接，所述电荷共享薄膜晶体管的源极为子像素的共享电荷储存端。
  11. 一种显示面板的驱动方法，所述显示面板包括阵列基板行驱动电路；所述阵列基板行驱动电路包括第一驱动电路和第二驱动电路；每一所述第一驱动电路包括两个第一驱动子电路，所述两个第一驱动子电路相对设置在显示面板的扫描线阵列两侧，并共同驱动扫描线阵列中的一条第一扫描线；每一所述第二驱动电路包括两个第二驱动子电路，所述两个第二驱动子电路相对设置在显示面板的扫描线阵列两侧，并共同驱动扫描线阵列中的一条第二扫描线，其中，包括步骤：
    根据画面输入信号使所述第一驱动电路中的所述两个第一驱动子电路和所述第二驱动电路中的所述两个第二驱动子电路按运行规则间隔运行；
    其中，
    所述两个第一驱动子电路的运行规则为：根据画面输入信号共同驱动扫描线阵列的第一扫描线，使所述第一扫描线连接的主驱动薄膜晶体管和子驱动薄膜晶体管导通；
    所述两个第二驱动子电路的运行规则为：根据画面输入信号共同驱动扫描线阵列的第二扫描线，使所述第二扫描线连接的电荷共享薄膜晶体管导通。
  12. 如权利要求11所述的显示面板的驱动方法，其中，所述两个第一驱动子电路共同驱动所述第一扫描线的开启或关闭，以控制所述主驱动薄膜晶体管和所述子驱动薄膜晶体管的导通或关断；
    所述两个第二驱动子电路共同驱动所述第二扫描线的开启或关闭，以控制所述电荷共享薄膜晶体管的导通或关断；
    其中，相对地设置在所述第二扫描线的两端的所述两个第二驱动子电路共同驱动所述第二扫描线，以使所述两个第一驱动子电路共同驱动所述第一扫描线后，所述显示面板的每个像素点的主像素和子像素之间呈现电位差。
  13. 如权利要求12所述的显示面板的驱动方法，其中，所述第一驱动电路的数量与所述第二驱动电路的数量相等。
  14. 一种显示面板的驱动装置，其中，所述显示面板包括由像素点阵列组成的像素区域，每个所述像素点包括主像素和子像素，所述显示面板的驱动装置包括：
    主动开关阵列，包括与所述主像素对应设置的主驱动薄膜晶体管，与所述子像素对应设置的子驱动薄膜晶体管，以及与所述子像素对应设置的电荷共享薄膜晶体管；
    扫描线阵列，包括第一扫描线和第二扫描线；所述第一扫描线，用于驱动所述主驱动薄膜晶体管和所述子驱动薄膜晶体管；所述第二扫描线，用于驱动所述电荷共享薄膜晶体管；所述第一扫描线的条数与所述第二扫描线的条数相等；
    阵列基板行驱动电路，包括第一驱动电路和第二驱动电路，所述第一驱动电路与所述第二驱动电路平行且间隔设置；所述第一驱动电路的数量与所述第二驱动电路的数量相等；
    每一所述第一驱动电路，包括：
    两个第一驱动子电路，所述两个第一驱动子电路对应连接一条所述第一扫描线，并相对地设置在所述第一扫描线的两端，所述两个第一驱动子电路共同驱动所述第一扫描线；
    每一所述第二驱动电路，包括：
    两个第二驱动子电路，所述两个第二驱动子电路对应连接一条所述第二扫描线，并相对地设置在所述第二扫描线的两端，所述两个第二驱动子电路共同驱动所述第二扫描线；
    其中，相对地设置在所述第一扫描线两端的所述两个第一驱动子电路共同驱动所述第一扫描线的开启或关闭，以控制所述主驱动薄膜晶体管和所述子驱动薄膜晶体管的导通或关断；
    相对地设置在所述第二扫描线两端的所述两个第二驱动子电路共同驱动所述第二扫描线的开启或关闭，以控制所述电荷共享薄膜晶体管的导通或关断；
    所述电荷共享薄膜晶体管导通时，以使在所述主驱动薄膜晶体管和所述子驱动薄膜晶体管的导通后，每个所述像素点的所述主像素和所述子像素之间呈现电位差。
  15. 如权利要求14所述的显示面板的驱动装置，其中，所述第一驱动电路的数量与所述第二驱动电路的数量相等。
  16. 如权利要求14所述的显示面板的驱动装置，其中，所述两个第一驱动子电路共同驱动所述第一扫描线的开启或关闭，以控制所述主驱动薄膜晶体管和所述子驱动薄膜晶体管的导通或关断。
  17. 如权利要求16所述的显示面板的驱动装置，其中，所述主驱动薄膜晶体管的栅极以及所述子驱动薄膜晶体管的栅极分别与所述第一扫描线连接，所述主驱动薄膜晶体管的源极和所述子驱动薄膜晶体管的源极为像素点的电荷输入端；所述主驱动薄膜晶体管的漏极为主像素的电荷储存端，所述子驱动薄膜晶体管的漏极为子像素的电荷储存端。
  18. 如权利要求17所述的显示面板的驱动装置，其中，所述电荷共享薄膜晶体管的栅极与所述第二扫描线连接，所述电荷共享薄膜晶体管的源极与所述子像素的电荷储存端连接，所述电荷共享薄膜晶体管的漏极为子像素的共享电荷储存端。
  19. 如权利要求16所述的显示面板的驱动装置，其中，所述主驱动薄膜晶体管的栅极以及所述子驱动薄膜晶体管的栅极分别与所述第一扫描线连接，所述主驱动薄膜晶体管的漏极和所述子驱动薄膜晶体管的漏极为像素点的电荷输入端；所述主驱动薄膜晶体管的源极为主像素的电荷储存端，所述子驱动薄膜晶体管的源极为子像素的电荷储存端。
  20. 如权利要求19所述的显示面板的驱动装置，其中，所述电荷共享薄膜晶体管的栅极与所述第二扫描线连接，所述电荷共享薄膜晶体管的漏极与所述子像素的电荷储存端连接，所述电荷共享薄膜晶体管的源极为子像素的共享电荷储存端。
PCT/CN2018/072291 2017-10-25 2018-01-11 显示面板的驱动装置及方法 Ceased WO2019080374A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/070,343 US10748500B2 (en) 2017-10-25 2018-01-11 Driving apparatus and method of display panel

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201711018989.9 2017-10-25
CN201711018989.9A CN107818770A (zh) 2017-10-25 2017-10-25 显示面板的驱动装置及方法

Publications (1)

Publication Number Publication Date
WO2019080374A1 true WO2019080374A1 (zh) 2019-05-02

Family

ID=61604294

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/072291 Ceased WO2019080374A1 (zh) 2017-10-25 2018-01-11 显示面板的驱动装置及方法

Country Status (3)

Country Link
US (1) US10748500B2 (zh)
CN (1) CN107818770A (zh)
WO (1) WO2019080374A1 (zh)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110491346B (zh) * 2018-05-15 2022-05-10 矽创电子股份有限公司 面板驱动电路
WO2020012655A1 (ja) * 2018-07-13 2020-01-16 堺ディスプレイプロダクト株式会社 制御装置及び液晶表示装置
CN109036303A (zh) * 2018-07-24 2018-12-18 武汉华星光电技术有限公司 Goa电路及显示装置
CN109509451B (zh) * 2018-12-21 2021-04-27 惠科股份有限公司 显示装置
CN113066436A (zh) * 2021-03-26 2021-07-02 深圳市华星光电半导体显示技术有限公司 显示面板及其控制方法、显示装置
CN113406831B (zh) * 2021-06-21 2022-11-01 深圳市华星光电半导体显示技术有限公司 阵列基板及显示面板
CN113990266A (zh) 2021-10-28 2022-01-28 Tcl华星光电技术有限公司 像素电路及显示装置

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103353698A (zh) * 2013-07-19 2013-10-16 深圳市华星光电技术有限公司 一种阵列基板及液晶显示面板
CN203277386U (zh) * 2013-01-25 2013-11-06 京东方科技集团股份有限公司 一种有机发光二极管像素结构及显示装置
CN104166287A (zh) * 2014-08-13 2014-11-26 深圳市华星光电技术有限公司 阵列基板以及液晶显示装置
CN104216187A (zh) * 2014-09-04 2014-12-17 深圳市华星光电技术有限公司 像素结构、液晶显示面板及其驱动方法
KR20160030628A (ko) * 2014-09-11 2016-03-21 엘지디스플레이 주식회사 유기 발광 다이오드 표시 장치
CN105469761A (zh) * 2015-12-22 2016-04-06 武汉华星光电技术有限公司 用于窄边框液晶显示面板的goa电路

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100803163B1 (ko) * 2001-09-03 2008-02-14 삼성전자주식회사 액정표시장치
TWI326068B (en) * 2006-03-31 2010-06-11 Au Optronics Corp Pixel drive method and flat panel display
TWI360087B (en) * 2007-02-13 2012-03-11 Au Optronics Corp Display panel
KR101358334B1 (ko) * 2007-07-24 2014-02-06 삼성디스플레이 주식회사 액정 표시 장치 및 그 구동 방법
JP5056265B2 (ja) * 2007-08-15 2012-10-24 ソニー株式会社 表示装置および電子機器
KR101371604B1 (ko) * 2007-11-26 2014-03-06 삼성디스플레이 주식회사 액정 표시 장치
CN102144253B (zh) * 2008-10-10 2013-07-03 夏普株式会社 显示装置及其驱动方法
KR20120021537A (ko) * 2010-08-06 2012-03-09 삼성전자주식회사 액정 표시 장치
TWI478132B (zh) * 2013-06-14 2015-03-21 Au Optronics Corp 閘極驅動電路
CN103680388B (zh) * 2013-12-26 2015-11-11 深圳市华星光电技术有限公司 用于平板显示的可修复的goa电路及显示装置
US9972235B2 (en) * 2014-11-17 2018-05-15 Panasonic Liquid Crystal Display Co., Ltd. Liquid crystal display device including display panel and display control circuit
CN105278192B (zh) * 2015-11-13 2018-08-14 深圳市华星光电技术有限公司 像素驱动电路、阵列基板及液晶面板
CN105609077B (zh) * 2016-01-28 2018-03-30 深圳市华星光电技术有限公司 像素驱动电路

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN203277386U (zh) * 2013-01-25 2013-11-06 京东方科技集团股份有限公司 一种有机发光二极管像素结构及显示装置
CN103353698A (zh) * 2013-07-19 2013-10-16 深圳市华星光电技术有限公司 一种阵列基板及液晶显示面板
CN104166287A (zh) * 2014-08-13 2014-11-26 深圳市华星光电技术有限公司 阵列基板以及液晶显示装置
CN104216187A (zh) * 2014-09-04 2014-12-17 深圳市华星光电技术有限公司 像素结构、液晶显示面板及其驱动方法
KR20160030628A (ko) * 2014-09-11 2016-03-21 엘지디스플레이 주식회사 유기 발광 다이오드 표시 장치
CN105469761A (zh) * 2015-12-22 2016-04-06 武汉华星光电技术有限公司 用于窄边框液晶显示面板的goa电路

Also Published As

Publication number Publication date
US20190333463A1 (en) 2019-10-31
CN107818770A (zh) 2018-03-20
US10748500B2 (en) 2020-08-18

Similar Documents

Publication Publication Date Title
WO2019080374A1 (zh) 显示面板的驱动装置及方法
WO2014205862A1 (zh) 一种液晶显示面板及液晶显示装置
WO2016108664A1 (en) Display device
WO2020204354A1 (en) Display module and driving method of display module
WO2019245189A1 (ko) 표시 장치
WO2014056241A1 (zh) 有机发光二极管器件及相应的显示装置
WO2019010765A1 (zh) 一种 amoled 像素驱动电路及像素驱动方法
WO2013143111A1 (zh) 液晶显示装置及其驱动方法
WO2017197687A1 (zh) 一种cmos goa电路结构及液晶显示面板
WO2015176326A1 (zh) 一种显示面板及显示装置
WO2018120676A1 (zh) 一种像素充电方法、电路、液晶显示屏及液晶显示装置
WO2018103389A9 (zh) 显示驱动方法、显示驱动装置及显示装置
CN105427792A (zh) 像素补偿电路及驱动方法、显示面板和显示装置
WO2012068749A1 (zh) 液晶显示面板及其制造方法
CN103091913B (zh) 电光设备和显示设备
WO2021210893A1 (ko) 디스플레이 모듈 및 디스플레이 모듈의 구동 방법
CN107958653B (zh) 阵列基板及其驱动方法、驱动电路及显示装置
WO2017028371A1 (zh) 一种液晶显示面板及其制作方法
WO2019010766A1 (zh) 一种 amoled 像素驱动电路及像素驱动方法
WO2018126604A1 (zh) 一种像素结构、液晶面板和液晶显示器
WO2017070899A1 (zh) Amoled驱动装置
WO2016037382A1 (zh) 驱动电路及液晶显示装置
WO2016115727A1 (zh) 一种液晶显示面板及其制作方法
WO2023038234A1 (ko) 디스플레이 패널 및 그 동작 방법
WO2017045234A1 (zh) 触控显示面板及触控显示装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18871290

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18871290

Country of ref document: EP

Kind code of ref document: A1