[go: up one dir, main page]

WO2017052125A1 - Procédé et système d'actionnement d'une tcam basée sur une sram avec un nombre de bits accru - Google Patents

Procédé et système d'actionnement d'une tcam basée sur une sram avec un nombre de bits accru Download PDF

Info

Publication number
WO2017052125A1
WO2017052125A1 PCT/KR2016/010215 KR2016010215W WO2017052125A1 WO 2017052125 A1 WO2017052125 A1 WO 2017052125A1 KR 2016010215 W KR2016010215 W KR 2016010215W WO 2017052125 A1 WO2017052125 A1 WO 2017052125A1
Authority
WO
WIPO (PCT)
Prior art keywords
sram
tcam
input data
address
virtual blocks
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/KR2016/010215
Other languages
English (en)
Korean (ko)
Inventor
알리아메드
백상현
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Industry University Cooperation Foundation IUCF HYU
Original Assignee
Industry University Cooperation Foundation IUCF HYU
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Industry University Cooperation Foundation IUCF HYU filed Critical Industry University Cooperation Foundation IUCF HYU
Publication of WO2017052125A1 publication Critical patent/WO2017052125A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/04—Arrangements for selecting an address in a digital store using a sequential addressing device, e.g. shift register, counter
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/06—Address interface arrangements, e.g. address buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals

Definitions

  • the following embodiments are technologies related to a static random access memory (SRAM) -based TCAM (Ternary Content Addressable Memory) operating system and a method thereof, and a technique for an SRAM-based TCAM that operates by increasing the number of bits emulated in the SRAM.
  • SRAM static random access memory
  • TCAM Ternary Content Addressable Memory
  • a conventional SRAM-based TCAM such as a CAM (Content Addressable Memory) is an apparatus that receives input data and outputs an address value corresponding to the input data.
  • a conventional SRAM-based TCAM such as a CAM (Content Addressable Memory) is an apparatus that receives input data and outputs an address value corresponding to the input data.
  • the SRAM-based TCAM 100 receives input data 110 and outputs an address value 120 corresponding to the input data 110.
  • the following embodiments propose a technique for increasing the number of TCAM bits emulated in SRAM in an SRAM-based TCAM.
  • One embodiment provides a method and system for operating an SRAM-based TCAM that increases the number of TCAM bits emulated in the SRAM.
  • one embodiment provides a method and system for operating an SRAM-based TCAM that divides the SRAM into virtual blocks, thereby increasing the number of TCAM bits emulated in the virtual blocks.
  • a method of operating a static random access memory (SRAM) -based ternary content addressable memory (TCAM) having an increased number of bits may include receiving input data; Dividing the input data into a plurality of subkeys based on the number of divided virtual blocks by the SRAM; Sequentially applying the plurality of subkeys to the virtual blocks; And outputting a specific address value corresponding to the input data based on the application result.
  • SRAM static random access memory
  • TCAM ternary content addressable memory
  • the outputting of an address value corresponding to the input data based on the application result may include obtaining the address bits corresponding to each of the plurality of sub keys as a result of the application; Comparing the address bits corresponding to each of the plurality of sub keys with each other and extracting a matching bit; And outputting the specific address value corresponding to the matched bit.
  • Comparing the address bits corresponding to each of the plurality of sub keys with each other and extracting a matching bit may include performing a bitwise operation on address bits corresponding to each of the plurality of sub keys; And extracting the matched bit based on the execution result.
  • Performing a bitwise operation on address bits corresponding to each of the plurality of subkeys is performing a bitwise AND operation on address bits corresponding to each of the plurality of subkeys. Can be.
  • Acquiring address bits corresponding to each of the plurality of sub keys may include outputting address bits corresponding to each of the plurality of sub keys through a demultiplexer (DEMUX) connected to a rear end of the SRAM. have.
  • DEMUX demultiplexer
  • Comparing the address bits corresponding to each of the plurality of sub keys with each other and extracting a matching bit comparing the address bits corresponding to each of the plurality of sub keys with each other using a logic circuit connected to an output of the demultiplexer It may include the step.
  • the outputting of the specific address value corresponding to the matching bit may include outputting the specific address value through a priority encoder connected to an output terminal of the logic circuit when there are a plurality of matching bits. It may include.
  • the sequentially applying the plurality of subkeys to the virtual blocks may be performed on a block corresponding to each of the plurality of subkeys of the virtual blocks through a multiplexer (MUX) connected to a front end of the SRAM. And applying each of the plurality of sub keys.
  • MUX multiplexer
  • the method of operating the SRAM-based TCAM may further include storing the input data in association with the specific address value on the SRAM.
  • the method of operating the SRAM-based TCAM may further include dividing the address space of the SRAM into the virtual blocks.
  • Each of the virtual blocks in which the SRAM is divided may store address bits of the SRAM-based TCAM.
  • the SRAM-based TCAM may be mapped to the SRAM based on a relationship between address bits of the SRAM-based TCAM and data to be stored in the SRAM.
  • an SRAM-based TCAM system having an increased number of bits includes a receiver configured to receive input data; A dividing unit dividing the input data into a plurality of sub keys based on the number of virtual blocks in which an SRAM is divided; An application unit for sequentially applying the plurality of sub keys to the virtual blocks; And an output unit for outputting a specific address value corresponding to the input data based on the application result.
  • the output unit obtains address bits corresponding to each of the plurality of sub keys as a result of the application, compares the address bits corresponding to each of the plurality of sub keys with each other, extracts a matched bit, and corresponds to the matched bit.
  • the specific address value may be output.
  • the output unit may store the input data in association with the specific address value on the SRAM.
  • One embodiment can provide a method and system for operating an SRAM-based TCAM that increases the number of TCAM bits emulated in the SRAM.
  • one embodiment may provide a method and system for operating an SRAM-based TCAM that divides the SRAM into virtual blocks, thereby increasing the number of TCAM bits emulated in the virtual blocks.
  • one embodiment may increase the number of TCAM bits emulated in SRAM at low cost.
  • 1 is a diagram illustrating an SRAM-based TCAM.
  • FIG. 2 is a diagram illustrating an SRAM divided into virtual blocks according to an exemplary embodiment.
  • FIG. 3 is a diagram illustrating a mapping process of an SRAM-based TCAM.
  • FIG. 4 is a diagram illustrating an SRAM-based TCAM that increases the number of TCAM bits emulated in an SRAM divided into two virtual blocks according to an embodiment.
  • FIG. 5 is a diagram illustrating a relationship between the number of virtual blocks in which an SRAM is divided and the number of TCAM bits emulated in the SRAM, according to an exemplary embodiment.
  • FIG. 6 is a diagram illustrating an SRAM-based TCAM system according to an embodiment.
  • FIG. 7 is a flowchart illustrating a method of operating an SRAM-based TCAM according to an embodiment.
  • FIG. 8 is a block diagram illustrating an SRAM-based TCAM system according to an embodiment.
  • FIG. 2 is a diagram illustrating an SRAM divided into virtual blocks according to an exemplary embodiment.
  • an exemplary SRAM (210) may be a 2 n pieces of address of (n-bit addresses) and the address a single port (single port) SRAM having a 2 n x K D of the K bits per .
  • the SRAM 210 may be divided into m virtual blocks, which is a preset number.
  • the number m of dividing the SRAM 210 may be adaptively adjusted according to the size of each of the virtual blocks to be divided.
  • Each of the virtual blocks in which the SRAM 210 is divided into m may have log 2 (2 n / m) bit addresses. Accordingly, log 2 (2 n / m) bit addresses are sequentially input according to m cycles through the multiplexer (MUX) 220 connected to the front end of the SRAM 210 and connected to the rear end of the SRAM 210.
  • the SRAM 210 is divided into a TCAM (SRAM 210 based TCAM) using an SRAM 210 resource in which K address bits position data are sequentially outputted every clock cycle through the demultiplexer (DEMUX) 230.
  • FIG. 3 is a diagram illustrating a mapping process of an SRAM-based TCAM.
  • the TCAM 310 may be mapped to the SRAM 320 as shown in Equation 1 below.
  • TCAM (310 having a kxn dimensions of n bits per K of address values and the address ) Can be mapped. That is, the TCAM 310 may be mapped to the SRAM 320 based on a relationship between address bits stored in the SRAM 320 and data (eg, input data) to be stored in the SRAM 320.
  • the SRAM 320 based TCAM 310 may receive n bit input data and output K address bits corresponding to the n bit input data.
  • K address bits may mean potential match addresses.
  • Each bit of such K address bits may represent an address value.
  • the SRAM-based TCAM divides the SRAM 320 into virtual blocks, thereby providing an SRAM 320 (virtual blocks) without changing the physical structure of the limited capacity of the physical addresses of the SRAM 320. It is possible to increase the number of TCAM bits that are emulated. Detailed description thereof will be made with reference to FIG. 4.
  • FIG. 4 is a diagram illustrating an SRAM-based TCAM that increases the number of TCAM bits emulated in an SRAM divided into two virtual blocks according to an embodiment.
  • the SRAM 410 may increase the number of bits of the TCAM 420 emulated by dividing into two virtual blocks.
  • each of the blocks may have a virtual 2-dimensional A xk of the K bits per s log 2 (2 n / m) bits of address and the address.
  • A is log 2 (2 n / m).
  • each of the virtual blocks of the two divided SRAMs 410 may have a 2 n-1 xk order dimension, and each of the virtual blocks may be mapped to a TCAM having a kx (n-1) dimension. . That is, the SRAM 410 is mapped to the TCAMs 421 and 422 having two kx (n ⁇ 1) dimensions, thereby increasing the number of bits of the TCAM 420 emulated in the SRAM 410.
  • the SRAM 410 when the SRAM 410 is divided into four virtual blocks, the SRAM 410 may be mapped to a TCAM having four k x (n-2) dimensions.
  • the SRAM-based TCAM 420 increases the number of bits of the TCAM 420 emulated in the SRAM 410 by using the SRAM 410 divided into virtual blocks, or the SRAM-based TCAM 420. May increase the area where the address bits are stored.
  • the data throughput of each of the virtual blocks in which the SRAM 410 is divided may be reduced in proportion to the number of virtual blocks in which the SRAM 410 is divided. Therefore, by adjusting the number of virtual blocks in which the SRAM 410 is divided, the data throughput of each of the virtual blocks in which the SRAM 410 is divided may be adjusted. That is, in order to change the data throughput of each of the virtual blocks in which the SRAM 410 is divided, the number of virtual blocks in which the SRAM 410 is divided may be adjusted.
  • the number of bits of the TCAM 420 according to the number of virtual blocks in which the SRAM 410 is divided will be described with reference to FIG. 5.
  • FIG. 5 is a diagram illustrating a relationship between the number of virtual blocks 510 in which an SRAM is divided and the number of TCAM bits 520 emulated in the SRAM, according to an exemplary embodiment.
  • the number of TCAM bits 520 emulated in the SRAM may increase rapidly in proportion to the number 510 of virtual blocks in which the SRAM is divided.
  • the SRAM can be divided into virtual blocks by repeating the process of dividing to the resource allowable limit, thereby increasing the number of emulated TCAM bits 520.
  • FIG. 6 is a diagram illustrating an SRAM-based TCAM system according to an embodiment.
  • an SRAM-based TCAM system includes an SRAM 610, a multiplexer 620 connected to a front end of an SRAM 610, and a demultiplexer 630 connected to a rear end of an SRAM 610. And a logic circuit 640 connected to the output terminal of the demultiplexer 630.
  • the SRAM-based TCAM system receives input data of D bits, and divides the received input data into a plurality of sub keys (sub input data bits) based on the number of virtual blocks in which the SRAM 610 is divided. can do.
  • an SRAM-based TCAM system can split the D bit input data into m b bit subkeys.
  • Each of the m b-bit subkeys split as described above may be sequentially applied to a block corresponding to each of the m b-bit subkeys of the virtual blocks through the multiplexer 620.
  • K address bits corresponding to each of the m b-bit subkeys may be output through the demultiplexer 630.
  • the K address bits corresponding to each of the m b-bit subkeys to be output are compared with each other by the logic circuit 640, so that a matching bit may be extracted.
  • a specific address value corresponding to the matching bits may be output through the priority encoder 650. In this case, when there is one matching bit, the priority encoder may not be used.
  • the SRAM-based TCAM system may use a SRAM having a 16x8 dimension as a resource to implement a table of a TCAM having 8 address values and 8x8 dimensions of 8 bits per address, as shown in Table 1.
  • Table 1 is shown in Table 2. Can be expressed.
  • the TCAM having the table of Table 2 may be mapped to the SRAM having the 16 ⁇ 8 dimension having the table of Table 3.
  • an SRAM having a 16x8 dimension may be composed of four virtual blocks having a 4x8 dimension.
  • each of the virtual blocks having the 4x8 dimension of Table 3 may store a potential match address with the 8x2 dimension shown in Table 2.
  • an SRAM having a 16x8 dimension may be mapped to a TCAM having an 8x8 dimension by being divided into four virtual blocks according to an embodiment.
  • the matching address values are determined as 3, 5 and 6 with reference to Table 1 And, it can be seen that the matching address value is determined as 3, 5 and 6 with reference to Table 3. It can be seen that SRAM with 16x8 dimension can be mapped to TCAM with 8x8 dimension.
  • FIG. 7 is a flowchart illustrating a method of operating an SRAM-based TCAM according to an embodiment.
  • an SRAM-based TCAM system receives input data.
  • the SRAM-based TCAM system divides the input data into a plurality of sub keys based on the number of virtual blocks in which the SRAM is divided (720).
  • the SRAM-based TCAM system sequentially applies a plurality of sub keys to the virtual blocks (730).
  • the SRAM-based TCAM system may apply each of the plurality of subkeys to a block corresponding to each of the plurality of subkeys of the virtual blocks through a multiplexer (MUX) connected to the front end of the SRAM.
  • MUX multiplexer
  • the SRAM-based TCAM system then outputs a particular address value corresponding to the input data based on the application result (740).
  • the SRAM-based TCAM system obtains address bits corresponding to each of the plurality of sub keys, and compares the address bits corresponding to each of the plurality of sub keys with each other, thereby extracting a matching bit.
  • a specific address value corresponding to may be output.
  • the SRAM-based TCAM system can obtain address bits corresponding to each of the plurality of sub keys by outputting address bits corresponding to each of the plurality of sub keys through a demultiplexer (DEMUX) connected to a rear end of the SRAM. .
  • DEMUX demultiplexer
  • the SRAM-based TCAM system may compare address bits corresponding to each of the plurality of sub keys using a logic circuit connected to an output terminal of the demultiplexer.
  • the SRAM-based TCAM system corresponds to each of the plurality of subkeys by performing a bitwise operation on address bits corresponding to each of the plurality of subkeys and extracting a matching bit based on a result of the execution.
  • the matching bits may be extracted by comparing the address bits.
  • a bitwise AND operation may be used as the bitwise operation, but is not limited thereto. Various bitwise operations may be used.
  • the SRAM-based TCAM system uses a plurality of matching bits through a priority encoder connected to an output of a logic circuit. By setting the priority of the bits, a specific address value corresponding to each of the plurality of matching bits may be sequentially output according to the priority.
  • the SRAM-based TCAM system stores the input data on the SRAM in correspondence with a specific address value thus output, so that the number of TCAM bits emulated in the SRAM without changing the physical structure of the limited capacity of the physical addresses of the SRAM. It can support increased memory function.
  • the SRAM-based TCAM system receives the input data of 10001011, and then receives four subkeys (SW1). , SW2, SW3, and SW4). Accordingly, SW1 may represent 10, SW2 may represent 00, SW3 may represent 10, and SW4 may represent 11.
  • the SRAM-based TCAM system sequentially applies SW1 of 10, SW2 of 10, SW3 of 10, and SW4 of 11 by sequentially applying the address bits 00010110 and SW2 corresponding to SW2 with reference to the table in Table 3.
  • the address bits 11100111 corresponding to SW3 and the address bits 10100110 corresponding to SW4 may be obtained.
  • the SRAM-based TCAM system compares the address bits 00010110 corresponding to SW1, the address bits 10101100 corresponding to SW2, the address bits 11100111 corresponding to SW3, and the address bits 10100110 corresponding to SW4 (for example, perform a bitwise AND operation). Compare) to extract a matching bit 00000100.
  • the SRAM-based TCAM system may output address 5 as a specific address value and associate the input data with the address 5 on the SRAM. .
  • FIG. 8 is a block diagram illustrating an SRAM-based TCAM system according to an embodiment.
  • an SRAM-based TCAM system operates by using a SRAM, a multiplexer connected to the front end of the SRAM, a demultiplexer connected to the rear end of the SRAM, and a logic circuit connected to an output terminal of the demultiplexer. May be integrated into a module to
  • the SRAM-based TCAM system includes a receiver 810, a divider 820, an applier 830, and an output 840.
  • the receiver 810 receives input data.
  • the divider 820 divides the input data into a plurality of subkeys based on the number of virtual blocks in which the SRAM is divided.
  • the applier 830 sequentially applies the plurality of sub keys to the virtual blocks.
  • the application unit 830 may apply each of the plurality of subkeys to a block corresponding to each of the plurality of subkeys among the virtual blocks through the multiplexer MUX connected to the front end of the SRAM.
  • the output unit 840 outputs a specific address value corresponding to the input data based on the application result.
  • the output unit 840 obtains address bits corresponding to each of the plurality of sub keys, compares the address bits corresponding to each of the plurality of sub keys with each other, and extracts a matching bit, thereby matching a bit.
  • a specific address value corresponding to may be output.
  • the output unit 840 outputs address bits corresponding to each of the plurality of subkeys through a demultiplexer (DEMUX) connected to a rear end of the SRAM, thereby obtaining address bits corresponding to each of the plurality of subkeys.
  • DEMUX demultiplexer
  • the output unit 840 may compare address bits corresponding to each of the plurality of sub keys using a logic circuit connected to an output terminal of the demultiplexer.
  • the output unit 840 performs a bitwise operation on address bits corresponding to each of the plurality of sub keys, and extracts a matching bit based on a result of the execution. Corresponding address bits may be compared with each other to extract matching bits.
  • a bitwise AND operation may be used as the bitwise operation, but is not limited thereto. Various bitwise operations may be used.
  • the output unit 840 matches the plurality of matching bits through a priority encoder connected to an output terminal of the logic circuit. By setting the priority of the bits to be made, it is possible to sequentially output a specific address value corresponding to each of the plurality of matching bits according to the priority.
  • the output unit 840 may store the input data on the SRAM in correspondence with a specific address value to be output, thereby supporting a memory function of increasing the number of TCAM bits emulated in the SRAM.
  • the apparatus described above may be implemented as a hardware component, a software component, and / or a combination of hardware components and software components.
  • the devices and components described in the embodiments may be, for example, processors, controllers, arithmetic logic units (ALUs), digital signal processors, microcomputers, field programmable arrays (FPAs), It may be implemented using one or more general purpose or special purpose computers, such as a programmable logic unit (PLU), microprocessor, or any other device capable of executing and responding to instructions.
  • the processing device may execute an operating system (OS) and one or more software applications running on the operating system.
  • the processing device may also access, store, manipulate, process, and generate data in response to the execution of the software.
  • OS operating system
  • the processing device may also access, store, manipulate, process, and generate data in response to the execution of the software.
  • processing device includes a plurality of processing elements and / or a plurality of types of processing elements. It can be seen that it may include.
  • the processing device may include a plurality of processors or one processor and one controller.
  • other processing configurations are possible, such as parallel processors.
  • the software may include a computer program, code, instructions, or a combination of one or more of the above, and configure the processing device to operate as desired, or process it independently or collectively. You can command the device.
  • Software and / or data may be any type of machine, component, physical device, virtual equipment, computer storage medium or device in order to be interpreted by or to provide instructions or data to the processing device. Or may be permanently or temporarily embodied in a signal wave to be transmitted.
  • the software may be distributed over networked computer systems so that they may be stored or executed in a distributed manner.
  • Software and data may be stored on one or more computer readable recording media.
  • the method according to the embodiment may be embodied in the form of program instructions that can be executed by various computer means and recorded in a computer readable medium.
  • the computer readable medium may include program instructions, data files, data structures, etc. alone or in combination.
  • the program instructions recorded on the media may be those specially designed and constructed for the purposes of the embodiments, or they may be of the kind well-known and available to those having skill in the computer software arts.
  • Examples of computer-readable recording media include magnetic media such as hard disks, floppy disks, and magnetic tape, optical media such as CD-ROMs, DVDs, and magnetic disks, such as floppy disks.
  • Examples of program instructions include not only machine code generated by a compiler, but also high-level language code that can be executed by a computer using an interpreter or the like.
  • the hardware device described above may be configured to operate as one or more software modules to perform the operations of the embodiments, and vice versa.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)

Abstract

L'invention concerne un procédé d'actionnement d'une mémoire associative ternaire (TCAM) basée sur une mémoire vive statique (SRAM), avec un nombre accru de bits, comprenant les étapes suivantes : réception de données d'entrée ; division des données d'entrée en une pluralité de clés secondaires sur la base du nombre de blocs virtuels divisés à partir d'une SRAM ; application séquentielle de la pluralité de clés secondaires aux blocs virtuels ; et délivrance en sortie d'une valeur d'adresse spécifique correspondant aux données d'entrée sur la base du résultat de l'application.
PCT/KR2016/010215 2015-09-23 2016-09-09 Procédé et système d'actionnement d'une tcam basée sur une sram avec un nombre de bits accru Ceased WO2017052125A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2015-0134450 2015-09-23
KR20150134450 2015-09-23

Publications (1)

Publication Number Publication Date
WO2017052125A1 true WO2017052125A1 (fr) 2017-03-30

Family

ID=58386248

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2016/010215 Ceased WO2017052125A1 (fr) 2015-09-23 2016-09-09 Procédé et système d'actionnement d'une tcam basée sur une sram avec un nombre de bits accru

Country Status (1)

Country Link
WO (1) WO2017052125A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108287946A (zh) * 2017-12-30 2018-07-17 盛科网络（苏州）有限公司 一种tcam查找方法及装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6867991B1 (en) * 2003-07-03 2005-03-15 Integrated Device Technology, Inc. Content addressable memory devices with virtual partitioning and methods of operating the same
JP2005122852A (ja) * 2003-10-20 2005-05-12 Toshiba Corp 半導体記憶装置
KR100745693B1 (ko) * 2006-09-29 2007-08-03 한국전자통신연구원 Ｔｃａｍ 테이블 관리 방법
KR20110064633A (ko) * 2009-12-08 2011-06-15 한양대학교 산학협력단 Ｓｒａｍ 기반의 계층별 주소 생성 장치 및 그를 포함하는 주소 생성 장치

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6867991B1 (en) * 2003-07-03 2005-03-15 Integrated Device Technology, Inc. Content addressable memory devices with virtual partitioning and methods of operating the same
JP2005122852A (ja) * 2003-10-20 2005-05-12 Toshiba Corp 半導体記憶装置
KR100745693B1 (ko) * 2006-09-29 2007-08-03 한국전자통신연구원 Ｔｃａｍ 테이블 관리 방법
KR20110064633A (ko) * 2009-12-08 2011-06-15 한양대학교 산학협력단 Ｓｒａｍ 기반의 계층별 주소 생성 장치 및 그를 포함하는 주소 생성 장치

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
ULLAH, ZAHID ET AL.: "E-TCAM: An Efficient SRAM-Based Architecture for TCAM", CIRCUITS SYST. SIGNAL PROCESS. (2014, 13 May 2014 (2014-05-13), pages 3123 - 3144, XP035391926 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108287946A (zh) * 2017-12-30 2018-07-17 盛科网络（苏州）有限公司 一种tcam查找方法及装置

Similar Documents

Publication Publication Date Title
US10311127B2 (en) Sparse matrix vector multiplication
US6922774B2 (en) Device for and method of secure computing using virtual machines
KR101661000B1 (ko) 상이한 데이터 집합들의 식별을 가능케 하는 시스템들 및 방법들
US20090119399A1 (en) Intelligent graph walking
WO2014014282A1 (fr) Procédé et appareil de traitement de données à l'aide d'une unité de traitement graphique
WO2021222224A1 (fr) Systèmes pour fournir une mise en œuvre de lpm pour un plan de données programmable par l'intermédiaire d'un algorithme distribué
WO2015102253A1 (fr) Appareil et procédé pour traiter une valeur numérique
WO2013055083A1 (fr) Procédé de classification de paquet et dispositif correspondant
JP6537823B2 (ja) ソフトウェア・デファインド・ネットワーク処理エンジンにおける並行かつ条件付きのデータ操作の方法および装置
WO2022040570A1 (fr) Systèmes pour construire des structures de données avec des algorithmes hautement évolutifs pour une mise en œuvre distribuée de lpm
WO2014003497A1 (fr) Génération et vérification de données additionnelles ayant un format spécifique
WO2022107964A1 (fr) Appareil et procédé de détection et de classification de code malveillant sur la base d'une matrice adjacente
WO2018101607A1 (fr) Processeur vectoriel et son procédé de commande
WO2020105797A1 (fr) Dispositif d'optimisation d'opération d'expression polynomiale, procédé d'optimisation d'opération d'expression polynomiale et support d'enregistrement
WO2017052125A1 (fr) Procédé et système d'actionnement d'une tcam basée sur une sram avec un nombre de bits accru
US20170147391A1 (en) Context Switching for Computing Architecture Operating on Sequential Data
WO2018012693A1 (fr) Dispositif de dissimulation de code d'application par modification de code dans une unité de mémoire principale et procédé de dissimulation de code d'application utilisant ce dispositif
WO2020027386A1 (fr) Procédé de traitement d'optimisation de calcul de matrice de chiffrement de masse dans un environnement de dispositif de puissance
WO2015174779A1 (fr) Procédé de distribution de données et dispositif le prenant en charge
WO2022065992A1 (fr) Procédé d'extraction d'un réseau de neurones artificiel à l'aide d'une vulnérabilité par fusion
WO2018143510A1 (fr) Module de sécurité de l'internet des objets
WO2021071090A1 (fr) Appareil de démarrage sécurisé et procédé de fonctionnement associé
JP7220814B1 (ja) データ取得装置及びデータ取得方法
WO2015046951A1 (fr) Procédé et dispositif de sécurité de réseau utilisant une adresse ip
WO2022177106A1 (fr) Multiplexeur à grande vitesse

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16848851

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16848851

Country of ref document: EP

Kind code of ref document: A1