[go: up one dir, main page]

WO2014172960A1 - Appareil d'attaque de grilles et appareil d'affichage - Google Patents

Appareil d'attaque de grilles et appareil d'affichage Download PDF

Info

Publication number
WO2014172960A1
WO2014172960A1 PCT/CN2013/076801 CN2013076801W WO2014172960A1 WO 2014172960 A1 WO2014172960 A1 WO 2014172960A1 CN 2013076801 W CN2013076801 W CN 2013076801W WO 2014172960 A1 WO2014172960 A1 WO 2014172960A1
Authority
WO
WIPO (PCT)
Prior art keywords
gate
row
gate line
driving circuit
gate lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2013/076801
Other languages
English (en)
Chinese (zh)
Inventor
王峥
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Beijing BOE Display Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Beijing BOE Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Beijing BOE Display Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Publication of WO2014172960A1 publication Critical patent/WO2014172960A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0404—Matrix technologies
    • G09G2300/0408—Integration of the drivers onto the display substrate
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0223—Compensation for problems related to R-C delay and attenuation in electrodes of matrix panels, e.g. in gate electrodes or on-substrate video signal electrodes

Definitions

  • the present invention belongs to the field of display technologies, and in particular, to a gate driving device and a display device including the same. Background technique
  • TFT-LCD Thin Film Transistor Liquid Crystal Display
  • each pixel has a thin film transistor, and the thin film transistor of each pixel needs and corresponds.
  • the gate drive circuit ie, the shift register unit
  • the gate driver on Array (GOA) circuit technology is a gate drive circuit technology commonly used in the field of TFT-LCD technology.
  • the GOA circuit is implemented by a plurality of cascaded shift register units.
  • the pole drive circuit is directly fabricated on the array substrate instead of the external driver chip (Driver IC).
  • Each shift register unit corresponds to a row of pixels of the TFT-LCD (ie, corresponding to one row of gate lines), and is used to provide a gate driving voltage to the thin film transistors of the corresponding row of pixels, and has a plurality of rows of pixels in the entire TFT-LCD, that is, There are a plurality of corresponding shift register units.
  • FIG. 1 is a schematic diagram showing the structure of a shift register unit circuit corresponding to a row of pixels. As can be seen from FIG.
  • the shift register unit includes a plurality of thin film transistors, capacitors, and shift register units and clock control lines. Connected (only one is drawn in Figure 1, usually the clock control line can also be 2 sets of 4 lines, 3 sets of 6 lines or 4 sets of 8 lines, etc.), the working process is roughly as follows: The receiving end receives the input signal INPUT (ie, the upper The gate drive signal of the first stage shift register unit and the clock control signal, under the action of each thin film transistor and capacitor, finally output the signal OUTPUT from the output terminal, that is, output the gate drive signal of the current stage, and drive the gate at the same time.
  • INPUT the input signal
  • the clock control line can also be 2 sets of 4 lines, 3 sets of 6 lines or 4 sets of 8 lines, etc.
  • FIG. 1 is only an example of a shift register unit circuit.
  • the specific structure of the shift register unit circuit is various as long as it can implement the above functions.
  • the gate drive circuit usually adopts a bilateral design.
  • the bilateral drive design is the same two sets of gate drive circuits at both ends of the gate line for shifting and transmitting the gate drive signal.
  • RC delay signal delay
  • the bilateral driving method is used to increase the driving capability of the gate driving signal and to reduce the influence of the delay.
  • the inventors have found that at least the following problems exist in the prior art:
  • the design of the gate signal driving capability is increased by adopting a bilateral driving method, so that the gate driving circuit occupies a large space of the display panel, and the area of the display area is crowded, which is reduced.
  • the design space around the display device makes it difficult to further reduce the size of the frame, which affects the actual narrow frame effect.
  • the technical problem to be solved by the present invention includes providing a gate drive circuit with a single gate drive circuit and a small footprint for the problem that the existing bilateral gate drive circuit occupies a large space.
  • a gate driving apparatus includes: a plurality of shift register units respectively connected to one end of each row of gate lines; and an auxiliary driving circuit, connected To the other end of the gate line, a row line is connected to the gate line of the auxiliary driving circuit, and the auxiliary driving circuit compensates the row gate line with a control signal by control of other row gate lines connected thereto.
  • control signal is a clock control signal of the row gate line.
  • a control signal whose one end is connected through each shift register unit is completely coincident with a clock control signal that is connected to the other end through the auxiliary driving circuit.
  • the other row gate lines connected to the auxiliary driving circuit are gate lines whose operating level at least partially overlaps the operating level of the row gate lines.
  • the working level means that the potential of the row gate line is a high level, so that the line The gate line is in a conducting state. That is, in the row-on-line conduction phase, the potential of the other row gate lines is also at least partially high level (or other row gate lines and the row gate lines are simultaneously turned on at least part of the time), The other gate lines are gate lines connected to the auxiliary drive circuit.
  • the manner in which the other row gate lines control the auxiliary driving circuit comprises: when the signal in the row gate line is a rising edge, the auxiliary driving circuit is controlled by other row gate lines at a high level ;
  • the auxiliary driving circuit is thus controlled by other row gate lines at a high level.
  • the auxiliary driving circuit connected to the row gate line includes a first switching unit and a second switching unit, wherein the first switching unit and the second switching unit are respectively connected by a previous row of gate lines and a next row Grid line control.
  • the "previous row” and “next row” gate lines are not necessarily adjacent to each other, but are directed adjacent to each other, that is, “the upper row of gate lines” means that during the gate signal driving process, The gate line that is turned on before the row gate line (or the gate line is turned on after the previous row of gate lines is turned on), and the “lower row gate line” refers to the gate signal driving process.
  • the row gate line is turned on, the next row of gate lines to be turned on (or the gate line is turned on after the next row of gate lines is turned on).
  • the switching unit is an N-type thin film transistor.
  • a gate of the first thin film transistor is connected to the gate line of the upper row, a drain of the first thin film transistor is connected to the gate line, and a source and a source of the first thin film transistor a clock control signal connection of the gate line;
  • a gate of the second thin film transistor is connected to the gate line of the next row, a drain of the second thin film transistor is connected to the gate line, a source of the second thin film transistor and the gate line
  • the clock control signal is connected.
  • each of the shift register units is located at the same end of each of the gate lines, and an auxiliary driving circuit is disposed at the other end of each of the gate lines.
  • auxiliary driving circuit is disposed on the substrate.
  • the gate driving device of the embodiment of the present invention has an auxiliary driving circuit capable of compensating the gate driving signals for the respective gate lines, the delay of the gate driving signals is made small.
  • the structure of the auxiliary driving circuit is single, the footprint of the gate driving circuit is greatly reduced. That is, the size of the gate driving circuit is reduced on the basis of ensuring that the characteristics of the existing gate signal are not changed.
  • the technical problem to be solved by the present invention further includes providing a display device having a narrow frame and a large effective display area in view of the problem that the narrow side frame of the display device is poor in the prior art.
  • a display device including:
  • the gate driving circuit has a single tube and a small space, thereby achieving the purpose of reducing the size of the frame, so that the design of the narrow frame can be realized, and the effective display of the display device is improved. area.
  • FIG. 1 is a schematic structural view of a conventional array substrate row driving unit
  • FIG. 2 is a schematic structural view of a gate driving device according to Embodiment 2 of the present invention.
  • FIG. 3 is a timing chart of a driving process of the gate driving device according to Embodiment 2 of the present invention
  • FIG. 4 is a driving waveform of the gate driving device and the single-side driving gate driving device according to Embodiment 2 of the present invention
  • Graph is a driving waveform of the gate driving device and the single-side driving gate driving device according to Embodiment 2 of the present invention
  • the reference numerals are as follows: 1. The substrate; 2. The clock control signal line; 3. The driving waveform curve when the gate driving device of Embodiment 2 is driven; 4. The driving waveform curve when driving by one side; 12. The display area; 13. A shift register unit; 14. a gate line; 15. an auxiliary driving circuit; 151, a first thin film transistor; 152, a second thin film transistor. detailed description
  • the embodiment provides a gate driving device, including a shift register unit, one end of each row of gate lines is connected to one of the shift register units, and the other end of each row of gate lines is connected to an auxiliary driving circuit, and one row is connected a gate line of the auxiliary driving circuit, the auxiliary driving circuit passes The control of the other gate lines connected thereto is compensated by the control signal.
  • control signal mainly charges the gate line of the current line at the working voltage on time, and simultaneously charges the working voltage off time of the gate line of the current line.
  • control signal can also be applied to the line of the line. Charge maintenance is performed to reduce the signal delay across the gate lines.
  • the control signal can directly utilize the clock control signal of the row gate line or the external control signal, which is not limited herein.
  • the gate driving device of the embodiment includes an auxiliary driving circuit connected to the gate line, the auxiliary driving circuit controls the gate of the row gate line by a control signal through control of other gate lines connected thereto The drive signal is compensated to reduce the negative effects of the delay.
  • the auxiliary driving circuit structure is simple, the occupied space is small, and the double-gate driving circuit in the prior art is improved on the basis of not changing the characteristics of the existing gate signal, and the gate driving circuit is reduced.
  • the size of the frame is reduced, so that the design of the narrow bezel is achieved, and the effective display area of the display device is improved.
  • the embodiment provides a gate driving device.
  • the system includes: a substrate 1, a plurality of rows of gate lines 14 disposed on the substrate 1, a plurality of shift register units 13, and an auxiliary driving circuit 15,
  • the plurality of clock control signal lines 2 of the plurality of clock control signals CK1, CK2, CK3, and CK4 are respectively transmitted (that is, the two sets of four lines are taken as an example in the present embodiment).
  • Each of the shift register units 13 in this embodiment is directly fabricated on the substrate 1 by an array process.
  • each shift register unit 13 is connected to a corresponding clock control signal line 2, and its output terminal is connected to one end of the corresponding gate line 14, and the other end of the gate line 14 and the auxiliary driving circuit 15 are connected. connection.
  • each row of gate lines 14 is connected to the clock control signal 2 through two branches of the auxiliary driving circuit 15 (for example, for the Nth row gate line G_N, the shift register unit 13GOA_N input clock control connected to the left end thereof)
  • the signal CK2 is connected to the clock control signal CK2 via the two branches at its right end.
  • each shift register unit 13 is located at the same end of each gate line 14 (ie, the left side of the display area 12 in FIG. 2), and the auxiliary driving circuit 15 is disposed at the other end of each gate line 14 (ie, The right side of the area 12 is shown in Fig. 2).
  • the auxiliary driving circuit 15 is disposed at the other end of each gate line 14 (ie, The right side of the area 12 is shown in Fig. 2).
  • the auxiliary driving circuit 15 of the embodiment is disposed on the substrate 1 because each of the shift register units 13 includes a plurality of thin film transistors, and the auxiliary driving circuit 15 may also include thin film transistors 151 and 152, and the film In the transistor display, a large number of thin film transistors for driving are also provided on the substrate 1 (array substrate). Such a design allows a plurality of thin film transistors to be formed simultaneously, so that the manufacturing process is simple and easy to implement.
  • the other gate lines 14 connected to the auxiliary driving circuit 15 are gate lines 14 whose operating levels at least partially overlap the operating levels of the row gate lines 14.
  • the Nth gate line G_N when the potential is high, that is, in the time period t2, t3, the Nth gate line G_N is On state. It is not difficult to find that, in this stage, the potentials of the N-1th gate line G_N-1 and the N+1th gate line G_N+1 are partially high level (t2 time period, the first N-1)
  • the row gate line G_N-1 is a high level
  • the N+1th gate line G_N+1 is a high level
  • the other gate lines 14 connected to the auxiliary driving circuit 15 are respectively N- 1 row gate line G_N-1 and N+1 row gate line G_N+1.
  • the auxiliary driving circuit 15 when the signal in the Nth row gate line G_N is a rising edge, the auxiliary driving circuit 15 is controlled by the gate line of the high level (ie, the N-1th gate line G_N-1). When the signal in the N row gate line G_N is a falling edge, the auxiliary driving circuit 15 is thus controlled by the gate line of the high level (i.e., the N+1th gate line G_N+1).
  • the auxiliary driving circuit 15 connected to the row gate line 14 includes a first switching unit and a second switching unit, which are a switching unit 151 and a switching unit 152, respectively.
  • the switching units 151, 152 are N-type thin film transistors.
  • two thin film transistors in the auxiliary driving circuit 15 corresponding to one row of gate lines 14 are respectively a first thin film transistor 151 and a second thin film transistor 152 as shown in FIG. 2 .
  • the auxiliary driving circuit 15 includes a first thin film transistor 151 and a second thin film transistor 152; the gate of the first thin film transistor 151 and the upper row of gate lines (ie, the N-1th gate)
  • the line G_N-1 is connected, the drain is connected to the Nth row gate line G_N, and the source is connected to the clock control signal CK2 (ie, the shift register unit connected to the gate line G_N ⁇ terminal)
  • the clock control signal CK2 of the GOA_N is connected; the gate of the second thin film transistor 152 is connected to the gate line of the next row (ie, the N+1th gate line G_N+1), and the drain is connected to the Nth gate line G_N, the source It is connected to the clock control signal
  • the two thin film transistors 151 and 152 are respectively controlled by the upper row gate line G_N-1 of the Nth row gate line G_N and the next row gate line G_N+1, and the upper row gate line G_N of the Nth row gate line G_N 1 and the next row of gate lines G_N+1 are not necessarily adjacent in position, but are directed adjacent to each other.
  • the N-1th gate line G_N-1 is a gate line that is turned on before the Nth row gate line G_N (or the Nth row gate line G_N-1 is turned on, the Nth row gate line G_N is turned on) Therefore, the N-1th gate line G_N-1 is the "previous row gate line" of the Nth gate line G_N, so the first thin film transistor 151 is controlled by the N-1th gate line G_N-1,
  • the specific control method is to connect the gate of the first thin film transistor 151 to the N-1th gate line G_N-1; and because the N+1th gate line G_N+1 is turned on when the Nth gate line G_N is turned on, The gate line to be turned on (or the N+1th gate line G_N+1 is turned on after the Nth gate line G_N is turned on), so the N+1th gate line G_N+1 is the Nth line
  • the gate line G_N is "the next row of gate lines", so the second thin film transistor 152 is controlled by the gate line G_
  • the clock control signal CK1 is at a high level, and the shift register unit GOA_N-1 connected to the clock control signal CK1 outputs a drive signal, and at this time, the N-1th gate line G_N-1
  • the level is high because the thin film transistor of the auxiliary driving circuit 15 is preferably an N-type thin film transistor, so that the first thin film transistor 151 of the Nth row gate line G_N is turned on because the source of the thin film transistor 151 and the clock of CK2 The control signal is connected. As shown in FIG.
  • the clock control signal CK2 is at a low level, and even if the first thin film transistor 151 is turned on, no compensation signal is transmitted to the Nth gate line G_N, but at 12 In the phase, at this time, because the N-1th gate line G_N-1 is still at a high level, the clock control signal CK2 is turned to a high level, and the signal of the clock control signal CK2 is output to the Nth gate line G_N. A signal output is formed, which is equivalent to precharging the Nth gate line G_N, reducing the delay of the rising edge of the Nth gate line G_N.
  • the clock control signal CK3 starts to be at a high level, that is, the N+1th gate line G_N+1 is at a high level, and at this time, the second thin film transistor 152 of the Nth gate line G_N is turned on, and the clock control signal is CK2 is high, clock control at this time
  • the signal of the signal CK2 is outputted to the Nth row gate line G_N to form a signal output, which is equivalent to charging and maintaining the Nth row gate line G_N.
  • the clock control signal CK3 is still at a high level, and the second thin film transistor 152 of the Nth gate line G_N is still turned on, but at this time, the clock control signal CK2 is turned to a low level, so equivalent to The falling edge of the Nth gate line G_N forms a signal output, reducing the delay of its falling edge.
  • the line 3 in the figure is a driving waveform curve when the gate driving device provided by the embodiment is driven
  • the line 4 is a driving waveform curve when the gate driving device of the embodiment is not used to drive only one side.
  • the gate driving device provided by the embodiment that is, the rising edge time Tr1 of the driving waveform delayed by the gate driving signal is compensated by the auxiliary driving circuit 15 (ie, rising from the rising edge of the pulse wave by 10% to 90%).
  • the elapsed time) and the falling edge time Tfl are shorter than the driving waveform rising edge time Tr2 and the falling edge time Tf2 at the time of one-side driving. Since the rising edge time Tr affects the charging of the pixel, the shorter the time, the more sufficient the charging of the pixel; the falling edge time Tf affects the final voltage of the pixel, and the shorter the time, the more consistent the waveform characteristics of the gate. That is, the gate driving means for compensating the gate driving signal by the auxiliary driving circuit 15 allows the display device to obtain better picture uniformity.
  • the auxiliary driving circuit 15 in this embodiment is controlled by the "upper row gate line” and the "next row gate line” two rows of gate lines 14 of the row gate line 14 because this embodiment
  • the clock control signal line 2 for illustration is two sets of four lines, wherein the clock control signal CK1 and the clock control signal CK3 are a group, and the clock control signal CK2 and the clock control signal CK4 are a group.
  • the two lines of the group are in opposite phase.
  • three sets of 6 lines or 4 sets of 8 lines and other components of the clock control signal line 2 may also be understood, as long as the working level and the working level of the row line 14 at least partially overlap.
  • Other row gate lines 14 can be used to control the auxiliary driving circuit, and the row gate lines 14 are compensated by corresponding clock control signals. No matter how many rows of gate lines 14 control the auxiliary driving circuit 15, as long as the compensation effect can be achieved, can.
  • the gate driving circuit 13 since the auxiliary driving circuit 15 capable of providing a compensation signal to each row of gate lines 14 is enabled, the gate driving circuit 13 can also satisfy the driving requirements of the large panel, and the gate driving signal The delay is small.
  • the structure of the auxiliary driving circuit 15 is simple, the space occupied by the gate driving circuit 13 is greatly reduced, and the On the basis of not changing the characteristics of the existing gate signal, the size of the gate driving circuit 13 is reduced, and the effective display area is increased, which makes it possible to further realize the narrow frame of the display device.
  • Example 3 Example 3:
  • the embodiment provides a display device, including:
  • the gate driving device in any of the above embodiments.
  • the display device of this embodiment may further include other known components such as a color filter substrate, a power supply unit, a backlight, and the like, and will not be described in detail herein.
  • the circuit barrel and the gate driving circuit occupy a small space, so that the effective display can be improved without changing the characteristics of the existing gate signal.
  • the area and the possibility of realizing a narrow bezel of the display device make the display device more beautiful.
  • Exemplary embodiments, however, the invention is not limited thereto.
  • Various modifications and improvements can be made by those skilled in the art without departing from the spirit and scope of the invention. These modifications and improvements are also considered to be within the scope of the invention.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

Un appareil d'attaque de grilles comprend des unités registres à décalage (13). Une extrémité de chaque rangée de lignes de grille (14) est reliée à une unité registre à décalage (13). L'autre extrémité des lignes de grille (14) est reliée à un circuit d'attaque auxiliaire (15). Pour une rangée de lignes de grille (14) reliée au circuit d'attaque auxiliaire (15), le circuit d'attaque auxiliaire (15) compense, au moyen d'un signal de commande, les lignes de grille (14) en commandant d'autres lignes de grille (14) reliées au circuit d'attaque auxiliaire (15). L'appareil d'affichage comprend l'appareil d'attaque de grilles. La présente invention permet de remédier aux problèmes liés à l'encombrement relativement important du circuit d'attaque de grilles bilatéral de l'état de la technique et à l'aspect peu esthétique d'un cadre à bord mince d'un appareil d'affichage dû à l'encombrement relativement important.
PCT/CN2013/076801 2013-04-27 2013-06-05 Appareil d'attaque de grilles et appareil d'affichage Ceased WO2014172960A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201310153515.0A CN103280201B (zh) 2013-04-27 2013-04-27 栅极驱动装置和显示装置
CN201310153515.0 2013-04-27

Publications (1)

Publication Number Publication Date
WO2014172960A1 true WO2014172960A1 (fr) 2014-10-30

Family

ID=49062699

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2013/076801 Ceased WO2014172960A1 (fr) 2013-04-27 2013-06-05 Appareil d'attaque de grilles et appareil d'affichage

Country Status (2)

Country Link
CN (1) CN103280201B (fr)
WO (1) WO2014172960A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104299594A (zh) * 2014-11-07 2015-01-21 京东方科技集团股份有限公司 移位寄存器单元、栅极驱动电路及显示装置
EP3188179A1 (fr) * 2015-12-30 2017-07-05 LG Display Co., Ltd. Module de commande de grille et grille intégrée dans le panneau

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103985363B (zh) * 2013-12-05 2017-03-15 上海中航光电子有限公司 栅极驱动电路、tft阵列基板、显示面板及显示装置
KR102191977B1 (ko) * 2014-06-23 2020-12-18 엘지디스플레이 주식회사 스캔 구동부 및 이를 이용한 표시장치
CN104240658B (zh) * 2014-07-24 2016-08-24 京东方科技集团股份有限公司 一种阵列基板及显示面板
CN104238214B (zh) * 2014-07-24 2017-02-15 京东方科技集团股份有限公司 一种阵列基板及显示面板
CN104537978A (zh) * 2015-01-23 2015-04-22 京东方科技集团股份有限公司 一种显示面板、其驱动方法及显示装置
CN105096812B (zh) * 2015-09-24 2017-10-27 京东方科技集团股份有限公司 预充电电路、扫描驱动电路、阵列基板和显示装置
CN105321494B (zh) * 2015-11-27 2018-04-06 南京中电熊猫液晶显示科技有限公司 一种液晶显示面板
US9928809B2 (en) * 2016-02-02 2018-03-27 Innolux Corporation Display panel
CN106251821B (zh) * 2016-09-23 2018-12-25 南京华东电子信息科技股份有限公司 栅极驱动电路
CN106920530A (zh) * 2017-05-11 2017-07-04 惠科股份有限公司 一种驱动电路、驱动电路的驱动方法和显示装置
CN107505792B (zh) * 2017-09-26 2020-12-25 深圳市华星光电半导体显示技术有限公司 阵列基板、显示面板以及显示装置
US10580509B2 (en) 2017-09-26 2020-03-03 Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd Array substrate, display panel and display device
CN109581773B (zh) * 2018-12-29 2021-11-19 厦门天马微电子有限公司 显示面板和显示装置
CN110634436B (zh) * 2019-09-26 2022-09-23 合肥京东方卓印科技有限公司 栅极驱动电路及显示面板
CN114170985B (zh) 2021-12-02 2022-11-01 武汉华星光电技术有限公司 显示面板及电子装置
US12354520B2 (en) * 2022-08-23 2025-07-08 Beijing Boe Display Technology Co., Ltd. Display panel, display device and method of controlling display panel

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070171172A1 (en) * 2006-01-26 2007-07-26 Au Optronics Corp. Flat display structure and method for driving flat display
US20070296681A1 (en) * 2006-06-12 2007-12-27 Samsung Electronics Co., Ltd. Gate driving circuit and display apparatus having the same
US7899148B2 (en) * 2006-02-15 2011-03-01 Samsung Electronics Co., Ltd. Shift register, scan driving circuit and display device having the same
CN102024437A (zh) * 2009-09-21 2011-04-20 三星电子株式会社 在高温环境下具有改善的稳定性的驱动电路

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070171172A1 (en) * 2006-01-26 2007-07-26 Au Optronics Corp. Flat display structure and method for driving flat display
US7899148B2 (en) * 2006-02-15 2011-03-01 Samsung Electronics Co., Ltd. Shift register, scan driving circuit and display device having the same
US20070296681A1 (en) * 2006-06-12 2007-12-27 Samsung Electronics Co., Ltd. Gate driving circuit and display apparatus having the same
CN102024437A (zh) * 2009-09-21 2011-04-20 三星电子株式会社 在高温环境下具有改善的稳定性的驱动电路

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104299594A (zh) * 2014-11-07 2015-01-21 京东方科技集团股份有限公司 移位寄存器单元、栅极驱动电路及显示装置
US9685134B2 (en) 2014-11-07 2017-06-20 Boe Technology Group Co., Ltd. Shift register unit, gate driving circuit and display device
EP3188179A1 (fr) * 2015-12-30 2017-07-05 LG Display Co., Ltd. Module de commande de grille et grille intégrée dans le panneau
US10170053B2 (en) 2015-12-30 2019-01-01 Lg Display Co., Ltd. Gate driving module and gate-in-panel

Also Published As

Publication number Publication date
CN103280201A (zh) 2013-09-04
CN103280201B (zh) 2015-09-23

Similar Documents

Publication Publication Date Title
WO2014172960A1 (fr) Appareil d'attaque de grilles et appareil d'affichage
US11094277B2 (en) Shift register and driving method thereof, gate drive circuit and display apparatus
KR100945581B1 (ko) 액정 표시 장치 및 그 구동 방법
US8686990B2 (en) Scanning signal line drive circuit and display device equipped with same
US7310402B2 (en) Gate line drivers for active matrix displays
US9030399B2 (en) Gate driver stage outputting multiple, partially overlapping gate-line signals to a liquid crystal display
US10475409B2 (en) Gate drive circuit, display panel, and driving method for the gate drive circuit
US20190333597A1 (en) Shift register, driving method thereof, gate driving circuit, and display device
US9563396B2 (en) Gate driving circuit and display device
WO2017031955A1 (fr) Registre à décalage, circuit d'attaque de grille et dispositif d'affichage associé
WO2019085578A1 (fr) Registre à décalage et son procédé de commande, circuit de commande de grille, et appareil d'affichage
WO2014015580A1 (fr) Circuit d'attaque de grille, procédé associé et unité d'affichage à cristaux liquides
WO2019033823A1 (fr) Unité de registre à décalage et son procédé de commande, circuit de commande de grille et dispositif d'affichage
WO2013143307A1 (fr) Circuit de commande d'électrode de grille, procédé de commande d'électrode de grille et dispositif d'affichage à cristaux liquides
CN102402936B (zh) 栅极驱动电路单元、栅极驱动电路和显示装置
WO2015192478A1 (fr) Circuit d'entraînement de grille, substrat de réseau, dispositif d'affichage et procédé d'entraînement
KR20040053639A (ko) 표시 장치의 구동 장치
US20200357479A1 (en) Shift register and driving method thereof, gate drive circuit and display device
CN104575430A (zh) 移位寄存器单元及其驱动方法、栅极驱动电路、显示装置
US20170102814A1 (en) Shift register unit, a shift register, a driving method, and an array substrate
CN103021359A (zh) 一种阵列基板及其驱动控制方法和显示装置
CN104934011A (zh) 移位寄存器单元、栅极驱动电路和显示装置
CN108597430A (zh) 移位寄存器单元、驱动方法、栅极驱动电路及显示装置
US20210233483A1 (en) Shift register, driving method thereof, gate driver circuit and display device
CN103035216A (zh) 显示装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13883082

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205 DATED 07/03/2016)

122 Ep: pct application non-entry in european phase

Ref document number: 13883082

Country of ref document: EP

Kind code of ref document: A1