[go: up one dir, main page]

WO2011016934A3 - Procédé et système de synchronisation de signaux d'adresse et de commande dans des modules de mémoire chaînés - Google Patents

Procédé et système de synchronisation de signaux d'adresse et de commande dans des modules de mémoire chaînés Download PDF

Info

Publication number
WO2011016934A3
WO2011016934A3 PCT/US2010/040810 US2010040810W WO2011016934A3 WO 2011016934 A3 WO2011016934 A3 WO 2011016934A3 US 2010040810 W US2010040810 W US 2010040810W WO 2011016934 A3 WO2011016934 A3 WO 2011016934A3
Authority
WO
WIPO (PCT)
Prior art keywords
subset
memory
control signals
memory modules
control signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2010/040810
Other languages
English (en)
Other versions
WO2011016934A2 (fr
Inventor
Arun Vaidyanath
Craig E. Hampel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rambus Inc
Original Assignee
Rambus Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rambus Inc filed Critical Rambus Inc
Priority to US13/384,585 priority Critical patent/US8762657B2/en
Priority to CN2010800337689A priority patent/CN102473148A/zh
Priority to EP10806800.8A priority patent/EP2460083A4/fr
Publication of WO2011016934A2 publication Critical patent/WO2011016934A2/fr
Publication of WO2011016934A3 publication Critical patent/WO2011016934A3/fr
Anticipated expiration legal-status Critical
Priority to US14/284,473 priority patent/US9507738B2/en
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1689—Synchronisation and timing concerns
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/023—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in clock generator or timing circuitry
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/025—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in signal lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/027—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in fuses
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/25—Using a specific main memory architecture
    • G06F2212/251—Local memory within processor subsystem
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Memory System (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)

Abstract

L'invention porte sur un système de mémoire comprenant un module de mémoire comportant un premier sous-ensemble de dispositifs de mémoire et un second sous-ensemble de dispositifs de mémoire. Le module de mémoire comprend un bus d'adresse, comprenant un premier segment couplé au premier sous-ensemble et un second segment couplé au second sous-ensemble. Un signal d'adresse passe séquentiellement par les dispositifs de mémoire. Le système de mémoire comprend un dispositif de commande de mémoire, couplé au module de mémoire, et comprenant : un premier circuit destiné à délivrer un premier signal de commande au premier sous-ensemble, de telle manière que le premier signal de commande et le signal d'adresse arrivent sensiblement en même temps à un dispositif de mémoire du même sous-ensemble, et un second circuit destiné à délivrer un second signal de commande au second sous-ensemble, de telle manière que le second signal de commande et le signal d'adresse arrivent sensiblement en même temps à un dispositif de mémoire du second sous-ensemble.
PCT/US2010/040810 2009-07-28 2010-07-01 Procédé et système de synchronisation de signaux d'adresse et de commande dans des modules de mémoire chaînés Ceased WO2011016934A2 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US13/384,585 US8762657B2 (en) 2009-07-28 2010-07-01 Method and system for synchronizing address and control signals in threaded memory modules
CN2010800337689A CN102473148A (zh) 2009-07-28 2010-07-01 用于在线程化存储器模块中同步地址和控制信号的方法和系统
EP10806800.8A EP2460083A4 (fr) 2009-07-28 2010-07-01 Procédé et système de synchronisation de signaux d'adresse et de commande dans des modules de mémoire chaînés
US14/284,473 US9507738B2 (en) 2009-07-28 2014-05-22 Method and system for synchronizing address and control signals in threaded memory modules

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US22904409P 2009-07-28 2009-07-28
US61/229,044 2009-07-28

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US13/384,585 A-371-Of-International US8762657B2 (en) 2009-07-28 2010-07-01 Method and system for synchronizing address and control signals in threaded memory modules
US14/284,473 Continuation US9507738B2 (en) 2009-07-28 2014-05-22 Method and system for synchronizing address and control signals in threaded memory modules

Publications (2)

Publication Number Publication Date
WO2011016934A2 WO2011016934A2 (fr) 2011-02-10
WO2011016934A3 true WO2011016934A3 (fr) 2011-03-31

Family

ID=43544832

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2010/040810 Ceased WO2011016934A2 (fr) 2009-07-28 2010-07-01 Procédé et système de synchronisation de signaux d'adresse et de commande dans des modules de mémoire chaînés

Country Status (4)

Country Link
US (2) US8762657B2 (fr)
EP (1) EP2460083A4 (fr)
CN (1) CN102473148A (fr)
WO (1) WO2011016934A2 (fr)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103035279B (zh) * 2011-09-30 2015-07-08 无锡江南计算技术研究所 消除ddr3负载差异影响的传输线结构及形成方法、内存结构
CN103050147B (zh) * 2011-10-13 2016-03-02 澜起科技（上海）有限公司 端接器件系统
US20130313714A1 (en) * 2012-05-22 2013-11-28 Samsung Electronics Co., Ltd. Semiconductor device having enhanced signal integrity
WO2014006507A2 (fr) * 2012-07-02 2014-01-09 Marvell Israel (M.I.S.L.) Ltd. Systèmes et procédés de fourniture de données dupliquées de mémoires à des clients de traitement
US10121528B2 (en) 2012-11-30 2018-11-06 Intel Corporation Apparatus, method and system for providing termination for multiple chips of an integrated circuit package
WO2015095612A1 (fr) 2013-12-18 2015-06-25 Rambus Inc. Système de mémoire à grande capacité doté d'un mode amélioré de signalisation d'adresse de commande et de sélection de circuit
KR102222968B1 (ko) * 2014-09-01 2021-03-04 삼성전자주식회사 어드레스 정렬기 및 이를 포함하는 메모리 장치
US9959918B2 (en) 2015-10-20 2018-05-01 Samsung Electronics Co., Ltd. Memory device and system supporting command bus training, and operating method thereof
US9754650B2 (en) * 2015-10-20 2017-09-05 Samsung Electronics Co., Ltd. Memory device and system supporting command bus training, and operating method thereof
JP6509711B2 (ja) * 2015-10-29 2019-05-08 東芝メモリ株式会社 不揮発性半導体記憶装置及びメモリシステム
KR102688477B1 (ko) 2016-08-04 2024-07-26 삼성전자주식회사 온-다이 터미네이션을 포함하는 메모리 시스템 및 그것의 온-다이 터미네이션 제어 방법
CN106528323B (zh) * 2016-11-04 2019-07-30 郑州云海信息技术有限公司 一种Nand flash数据校准方法及系统
KR102596491B1 (ko) 2016-12-13 2023-10-30 삼성전자주식회사 반도체 장치
US10282134B2 (en) * 2017-08-31 2019-05-07 Micron Technology, Inc. Methods of synchronizing memory operations and memory systems employing the same
US10282133B2 (en) 2017-08-31 2019-05-07 Micron Technology, Inc. Memory devices with programmable latencies and methods for operating the same
CN113439307B (zh) 2019-02-12 2025-04-08 拉姆伯斯公司 具有可变存取粒度的存储器
US10978117B2 (en) 2019-03-26 2021-04-13 Micron Technology, Inc. Centralized placement of command and address swapping in memory devices
US10811057B1 (en) 2019-03-26 2020-10-20 Micron Technology, Inc. Centralized placement of command and address in memory devices
US20240112720A1 (en) * 2022-09-30 2024-04-04 Advanced Micro Devices, Inc. Unmatched clock for command-address and data

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030101296A1 (en) * 2001-11-26 2003-05-29 Maksim Kuzmenka Device for supplying control signals to memory units, and a memory unit adapted thereto
US20050105318A1 (en) * 2002-10-31 2005-05-19 Seiji Funaba Memory module, memory chip, and memory system
US20070019494A1 (en) * 2005-07-08 2007-01-25 Karl-Heinz Moosrainer Semiconductor memory module with bus architecture
US20070127304A1 (en) * 2005-12-07 2007-06-07 Samsung Electronics Co., Ltd. Memory module and register with minimized routing path

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100389916B1 (ko) 2000-08-28 2003-07-04 삼성전자주식회사 메모리 모듈 및 메모리 컨트롤러
US7062601B2 (en) * 2002-06-28 2006-06-13 Mosaid Technologies Incorporated Method and apparatus for interconnecting content addressable memory devices
US20040111594A1 (en) * 2002-12-05 2004-06-10 International Business Machines Corporation Multithreading recycle and dispatch mechanism
US7257670B2 (en) * 2003-06-18 2007-08-14 Micron Technology, Inc. Multipurpose CAM circuit
US7289383B2 (en) 2004-08-23 2007-10-30 Apple Inc. Reducing the number of power and ground pins required to drive address signals to memory modules
US7542322B2 (en) 2004-09-30 2009-06-02 Intel Corporation Buffered continuous multi-drop clock ring
US20060195631A1 (en) * 2005-01-31 2006-08-31 Ramasubramanian Rajamani Memory buffers for merging local data from memory modules
US7640386B2 (en) * 2006-05-24 2009-12-29 International Business Machines Corporation Systems and methods for providing memory modules with multiple hub devices
US7617367B2 (en) * 2006-06-27 2009-11-10 International Business Machines Corporation Memory system including a two-on-one link memory subsystem interconnection
US7644216B2 (en) * 2007-04-16 2010-01-05 International Business Machines Corporation System and method for providing an adapter for re-use of legacy DIMMS in a fully buffered memory environment
KR20110076481A (ko) * 2009-12-29 2011-07-06 삼성전자주식회사 메모리 모듈 및 이를 포함하는 메모리 시스템

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030101296A1 (en) * 2001-11-26 2003-05-29 Maksim Kuzmenka Device for supplying control signals to memory units, and a memory unit adapted thereto
US20050105318A1 (en) * 2002-10-31 2005-05-19 Seiji Funaba Memory module, memory chip, and memory system
US20070019494A1 (en) * 2005-07-08 2007-01-25 Karl-Heinz Moosrainer Semiconductor memory module with bus architecture
US20070127304A1 (en) * 2005-12-07 2007-06-07 Samsung Electronics Co., Ltd. Memory module and register with minimized routing path

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2460083A4 *

Also Published As

Publication number Publication date
US20120117338A1 (en) 2012-05-10
EP2460083A4 (fr) 2013-09-11
WO2011016934A2 (fr) 2011-02-10
US20150019786A1 (en) 2015-01-15
US8762657B2 (en) 2014-06-24
CN102473148A (zh) 2012-05-23
US9507738B2 (en) 2016-11-29
EP2460083A2 (fr) 2012-06-06

Similar Documents

Publication Publication Date Title
WO2011016934A3 (fr) Procédé et système de synchronisation de signaux d'adresse et de commande dans des modules de mémoire chaînés
IN2014DN10277A (fr)
WO2010100425A3 (fr) Réseau de dispositifs de commande et procédé permettant de commander un réseau de dispositifs de commande
WO2011062895A3 (fr) Systèmes et procédés pour accroître la largeur de bande haptique dans un dispositif électronique
WO2008021137A3 (fr) Dispositifs, systèmes et procédés concernant une défaillance d'un système de contrôleur plc
WO2010078303A3 (fr) Système d'arrêt de sécurité électrique et dispositifs pour modules photovoltaïques
EP2571200A3 (fr) Circuit de communication de réseau, système et procédé
WO2010079450A3 (fr) Système, procédé et appareil pour mémoire à accès contrôlé par sémaphore de cellules ram de composant par un composant externe
WO2015041773A3 (fr) Gestion de la puissance d'un système à l'aide de protocoles de bus de communication
WO2014037916A3 (fr) Procédé et appareil de transfert de paquets entre des modules de commande d'interface de cartes de lignes
WO2012166304A3 (fr) Réglage de la taille d'antémémoire dynamique dans un dispositif de mémoire
WO2012106806A8 (fr) Système et procédé pour interfacer des coprocesseurs et des dispositifs d'entrée / sortie grâce à un système à mémoire principale
WO2010121181A3 (fr) Système et procédé de protection contre les surtensions dans un système photovoltaïque
EP2787449A3 (fr) Procédé de traitement de données de texte et dispositif électronique correspondant
EP2615805A3 (fr) Terminal mobile et son procédé de contrôle
WO2009040179A3 (fr) Circuit pour enregistrer et produire des signaux et procédé d'exploitation dudit circuit
WO2011140521A3 (fr) Système et procédé de capture et de traduction de points en relief braille
HK1214436A1 (zh) 设备控制节点、接口节点和混合控制系统
WO2009046300A3 (fr) Appareil de bus de données mésosynchrone et procédé de transmission de données
EP2587486A3 (fr) Mémoire multiport à multiplexage temporel
WO2013188272A3 (fr) Optimisation de l'alimentation dans un dispositif à mémoire
WO2012144757A3 (fr) Procédé et appareil permettant de connecter des dispositifs
EP3886284A4 (fr) Circuit de compensation et procédé s'appliquant à la dégradation induite par le potentiel, et module de puissance et système photovoltaïque
MX2015002777A (es) Sistema de alimentacion de energia electrica.
WO2011100221A3 (fr) Dispositif de mémoire comprenant un bloc de mémoire présentant une sortie de données à temps d'attente fixe

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201080033768.9

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10806800

Country of ref document: EP

Kind code of ref document: A2

WWE Wipo information: entry into national phase

Ref document number: 13384585

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2010806800

Country of ref document: EP