[go: up one dir, main page]

WO2008078564A1 - 情報処理装置、集積回路、方法、およびプログラム - Google Patents

情報処理装置、集積回路、方法、およびプログラム Download PDF

Info

Publication number
WO2008078564A1
WO2008078564A1 PCT/JP2007/074006 JP2007074006W WO2008078564A1 WO 2008078564 A1 WO2008078564 A1 WO 2008078564A1 JP 2007074006 W JP2007074006 W JP 2007074006W WO 2008078564 A1 WO2008078564 A1 WO 2008078564A1
Authority
WO
WIPO (PCT)
Prior art keywords
cpu
program
information processing
processing device
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2007/074006
Other languages
English (en)
French (fr)
Inventor
Takayuki Ito
Manabu Maeda
Yoshikatsu Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Priority to EP07850527A priority Critical patent/EP2040192A4/en
Priority to US12/375,977 priority patent/US8060716B2/en
Priority to JP2008551030A priority patent/JP5161791B2/ja
Publication of WO2008078564A1 publication Critical patent/WO2008078564A1/ja
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/468—Specific access rights for resources, e.g. using capability register
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/74—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information operating in dual or compartmented mode, i.e. at least one secure mode

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Computer Security & Cryptography (AREA)
  • Storage Device Security (AREA)
  • Debugging And Monitoring (AREA)

Abstract

　処理能力の向上を図りつつ、保護されるべきプログラムやデータを安全に扱うことができる情報処理装置を提供することを目的とする。 　複数のＣＰＵを搭載したシステムＬＳＩ１００において、ＣＰＵ－１　１０２が保護モードへ遷移する場合、先ず、ＣＰＵ－１　１０２とＣＰＵ－２　１０３にリセットを行う。保護モード実行中には、ＣＰＵ－１　１０２のみで保護プログラムを実行し、ＣＰＵ－２　１０３にはリセット信号を投入し続けることでＣＰＵ－２　１０３の動作を停止させる。
PCT/JP2007/074006 2006-12-22 2007-12-13 情報処理装置、集積回路、方法、およびプログラム Ceased WO2008078564A1 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP07850527A EP2040192A4 (en) 2006-12-22 2007-12-13 INFORMATION PROCESSING DEVICE, INTEGRATED CIRCUIT, METHOD AND PROGRAM
US12/375,977 US8060716B2 (en) 2006-12-22 2007-12-13 Information processing device for securely processing data that needs to be protected using a secure memory
JP2008551030A JP5161791B2 (ja) 2006-12-22 2007-12-13 情報処理装置、集積回路、方法、およびプログラム

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2006346714 2006-12-22
JP2006-346714 2006-12-22

Publications (1)

Publication Number Publication Date
WO2008078564A1 true WO2008078564A1 (ja) 2008-07-03

Family

ID=39562358

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/074006 Ceased WO2008078564A1 (ja) 2006-12-22 2007-12-13 情報処理装置、集積回路、方法、およびプログラム

Country Status (4)

Country Link
US (1) US8060716B2 (ja)
EP (1) EP2040192A4 (ja)
JP (1) JP5161791B2 (ja)
WO (1) WO2008078564A1 (ja)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010055371A (ja) * 2008-08-28 2010-03-11 Fujitsu Ltd 情報漏洩防止プログラムおよび情報漏洩防止方法
JP2010102694A (ja) * 2008-10-22 2010-05-06 Internatl Business Mach Corp <Ibm> 高スレッド化ネットワーク・オン・ア・チップ・プロセッサにおけるスループットをユーザが損なうのを防止するためのセキュリティ方法
JP2010170387A (ja) * 2009-01-23 2010-08-05 Toshiba Corp 画像処理装置、方法、及びプログラム
JP2010182296A (ja) * 2009-01-08 2010-08-19 Panasonic Corp プログラム実行装置、制御方法、制御プログラム及び集積回路
JP2012174228A (ja) * 2011-02-24 2012-09-10 Kyocera Corp プログラム保護装置および通信装置
JP2017527903A (ja) * 2014-08-20 2017-09-21 ザイリンクス インコーポレイテッドＸｉｌｉｎｘ Ｉｎｃｏｒｐｏｒａｔｅｄ ヘテロジニアスマルチプロセッサシステムにおけるプロセッサ間割込のためのメカニズム

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8219772B2 (en) * 2009-07-02 2012-07-10 Stmicroelectronics (Research & Development) Limited Loading secure code into a memory
US20120054773A1 (en) * 2010-08-31 2012-03-01 International Business Machines Corporation Processor support for secure device driver architecture
US8797414B2 (en) 2010-12-23 2014-08-05 Samsung Electronics Co., Ltd. Digital image stabilization device
US9087196B2 (en) * 2010-12-24 2015-07-21 Intel Corporation Secure application attestation using dynamic measurement kernels
US8713262B2 (en) * 2011-09-02 2014-04-29 Nvidia Corporation Managing a spinlock indicative of exclusive access to a system resource
JP5541275B2 (ja) * 2011-12-28 2014-07-09 富士通株式会社 情報処理装置および不正アクセス防止方法
US9171170B2 (en) * 2012-08-17 2015-10-27 Broadcom Corporation Data and key separation using a secure central processing unit
US9881161B2 (en) * 2012-12-06 2018-01-30 S-Printing Solution Co., Ltd. System on chip to perform a secure boot, an image forming apparatus using the same, and method thereof
EP3506143B1 (en) * 2017-12-27 2024-02-14 Siemens Aktiengesellschaft Interface for a hardware security module
TWI741271B (zh) * 2018-10-02 2021-10-01 智微科技股份有限公司 資料保護方法以及相關儲存裝置
US11144217B2 (en) * 2018-10-02 2021-10-12 Jmicron Technology Corp. Data protection method and associated storage device
JP7210238B2 (ja) * 2018-11-15 2023-01-23 キヤノン株式会社 情報処理装置、情報処理装置の制御方法、及び、プログラム
GB2605774B (en) * 2021-04-07 2023-04-19 Advanced Risc Mach Ltd Apparatus and method for handling stashing transactions

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003085497A2 (en) * 2002-03-29 2003-10-16 Intel Corporation System and method for execution of a secured environment initialization instruction
WO2003090074A2 (en) * 2002-04-18 2003-10-30 Advanced Micro Devices, Inc. Initialization of a computer system including a secure execution mode-capable processor
WO2004015553A1 (en) * 2002-08-13 2004-02-19 Nokia Corporation Computer architecture for executing a program in a secure of insecure mode
JP2005099984A (ja) 2003-09-24 2005-04-14 Toshiba Corp オンチップマルチコア型耐タンパプロセッサ
WO2006057316A1 (ja) * 2004-11-26 2006-06-01 Matsushita Electric Industrial Co., Ltd. プロセッサ、セキュア処理システム

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6938164B1 (en) 2000-11-22 2005-08-30 Microsoft Corporation Method and system for allowing code to be securely initialized in a computer
US7401358B1 (en) * 2002-04-18 2008-07-15 Advanced Micro Devices, Inc. Method of controlling access to control registers of a microprocessor
US7603551B2 (en) 2003-04-18 2009-10-13 Advanced Micro Devices, Inc. Initialization of a computer system including a secure execution mode-capable processor
ATE497618T1 (de) * 2002-08-13 2011-02-15 Nokia Corp Computerarchitektur für die durchführung eines programms in einem sicheren oder unsicheren modus
US7503049B2 (en) 2003-05-29 2009-03-10 Panasonic Corporation Information processing apparatus operable to switch operating systems
JP2005011336A (ja) 2003-05-29 2005-01-13 Matsushita Electric Ind Co Ltd オペレーティングシステム切り替え可能な情報処理装置
WO2006082990A1 (en) 2005-02-07 2006-08-10 Sony Computer Entertainment Inc. Methods and apparatus for secure processor collaboration in a multi-processor system

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003085497A2 (en) * 2002-03-29 2003-10-16 Intel Corporation System and method for execution of a secured environment initialization instruction
WO2003090074A2 (en) * 2002-04-18 2003-10-30 Advanced Micro Devices, Inc. Initialization of a computer system including a secure execution mode-capable processor
WO2004015553A1 (en) * 2002-08-13 2004-02-19 Nokia Corporation Computer architecture for executing a program in a secure of insecure mode
JP2005099984A (ja) 2003-09-24 2005-04-14 Toshiba Corp オンチップマルチコア型耐タンパプロセッサ
WO2006057316A1 (ja) * 2004-11-26 2006-06-01 Matsushita Electric Industrial Co., Ltd. プロセッサ、セキュア処理システム

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010055371A (ja) * 2008-08-28 2010-03-11 Fujitsu Ltd 情報漏洩防止プログラムおよび情報漏洩防止方法
JP2010102694A (ja) * 2008-10-22 2010-05-06 Internatl Business Mach Corp <Ibm> 高スレッド化ネットワーク・オン・ア・チップ・プロセッサにおけるスループットをユーザが損なうのを防止するためのセキュリティ方法
JP2010182296A (ja) * 2009-01-08 2010-08-19 Panasonic Corp プログラム実行装置、制御方法、制御プログラム及び集積回路
JP2010170387A (ja) * 2009-01-23 2010-08-05 Toshiba Corp 画像処理装置、方法、及びプログラム
JP2012174228A (ja) * 2011-02-24 2012-09-10 Kyocera Corp プログラム保護装置および通信装置
JP2017527903A (ja) * 2014-08-20 2017-09-21 ザイリンクス インコーポレイテッドＸｉｌｉｎｘ Ｉｎｃｏｒｐｏｒａｔｅｄ ヘテロジニアスマルチプロセッサシステムにおけるプロセッサ間割込のためのメカニズム

Also Published As

Publication number Publication date
US8060716B2 (en) 2011-11-15
US20100005264A1 (en) 2010-01-07
JPWO2008078564A1 (ja) 2010-04-22
EP2040192A1 (en) 2009-03-25
JP5161791B2 (ja) 2013-03-13
EP2040192A4 (en) 2011-03-30

Similar Documents

Publication Publication Date Title
WO2008078564A1 (ja) 情報処理装置、集積回路、方法、およびプログラム
WO2010004243A3 (en) Interrupt processing
WO2007103590A3 (en) Error correction device and method thereof
WO2007050176A3 (en) System on a chip integrated circuit, processing system and methods for use therewith
WO2008008367A3 (en) System-on-a-chip (soc) test interface security
WO2007118154A3 (en) System and method for checking the integrity of computer program code
WO2007022454A3 (en) Systems, methods, and media protecting a digital data processing device from attack
WO2006031329A3 (en) Generic universal serial bus device operable at low and full speed and adapted for use in a smart card device
WO2009042658A3 (en) Method, system and apparatus for providing a boot loader of an embedded system
WO2004099971A3 (en) Methods and systems for efficiently integrating a cryptographic co-processor
JP2005520247A5 (ja)
WO2007087507A3 (en) Firmware socket module for fpga-based pipeline processing
WO2009023629A3 (en) Memory device and method having on-board address protection system for facilitating interface with multiple processors, and computer system using same
WO2010075174A3 (en) System and method for providing content to a mobile device
WO2008027966A3 (en) Detecting radiation-based attacks
WO2009140631A3 (en) Distributed computing system with universal address system and method
MY154086A (en) Data processing apparatus and method
WO2007019003A3 (en) Increasing workload performance of one or more cores on multiple core processors
WO2007095135A3 (en) Persistent state systems, methods and software
WO2008093399A1 (ja) 情報処理システムおよび情報処理方法
WO2009099648A3 (en) Method and apparatus for hardware reset protection
WO2007127875A3 (en) Usb interrupt endpoint sharing
WO2004063879A3 (en) Context switching for partial and start-over threads in embedded real-time kernel
WO2007084812A3 (en) Method of latent fault checking a cooling module
WO2001086432A3 (en) Cryptographic data processing systems, computer program products, and methods of operating same, using parallel execution units

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07850527

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 2008551030

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 2007850527

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 12375977

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE