[go: up one dir, main page]

WO2002031647A3 - Article manufacturé destiné à l'émulation d'un microprocesseur dans une application matérielle dont les fonctions critiques ne sont par liées à la chronologie, système et procédé correspondants - Google Patents

Article manufacturé destiné à l'émulation d'un microprocesseur dans une application matérielle dont les fonctions critiques ne sont par liées à la chronologie, système et procédé correspondants Download PDF

Info

Publication number
WO2002031647A3
WO2002031647A3 PCT/GB2001/004531 GB0104531W WO0231647A3 WO 2002031647 A3 WO2002031647 A3 WO 2002031647A3 GB 0104531 W GB0104531 W GB 0104531W WO 0231647 A3 WO0231647 A3 WO 0231647A3
Authority
WO
WIPO (PCT)
Prior art keywords
article
manufacture
critical functions
hardware application
non time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/GB2001/004531
Other languages
English (en)
Other versions
WO2002031647A2 (fr
Inventor
Alex Wilson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Celoxica Ltd
Original Assignee
Celoxica Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/859,051 external-priority patent/US20020072893A1/en
Application filed by Celoxica Ltd filed Critical Celoxica Ltd
Priority to AU2002210676A priority Critical patent/AU2002210676A1/en
Publication of WO2002031647A2 publication Critical patent/WO2002031647A2/fr
Anticipated expiration legal-status Critical
Publication of WO2002031647A3 publication Critical patent/WO2002031647A3/fr
Ceased legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Prevention of errors by analysis, debugging or testing of software
    • G06F11/3668Testing of software
    • G06F11/3672Test management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Stored Programmes (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

La présente invention concerne un système, un procédé et un article manufacturé permettant le traitement d'instruction d'une application incluse. A cet effet, on émule un microprocesseur dans une logique reconfigurable. Les fonctions de commande sont également mises en oeuvre en logique reconfigurable. Le traitement de chaque instruction ne prend que le minimum de cycles d'horloge nécessaire à l'accès à une instruction externe et une mémoire de données.
PCT/GB2001/004531 2000-10-12 2001-10-11 Article manufacturé destiné à l'émulation d'un microprocesseur dans une application matérielle dont les fonctions critiques ne sont par liées à la chronologie, système et procédé correspondants Ceased WO2002031647A2 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2002210676A AU2002210676A1 (en) 2000-10-12 2001-10-11 System, method and article of manufacture for using a microprocessor emulation in a hardware application with non time-critical functions

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US68748100A 2000-10-12 2000-10-12
US09/687,481 2000-10-12
US09/859,051 2001-05-16
US09/859,051 US20020072893A1 (en) 2000-10-12 2001-05-16 System, method and article of manufacture for using a microprocessor emulation in a hardware application with non time-critical functions

Publications (2)

Publication Number Publication Date
WO2002031647A2 WO2002031647A2 (fr) 2002-04-18
WO2002031647A3 true WO2002031647A3 (fr) 2003-11-20

Family

ID=27104014

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB2001/004531 Ceased WO2002031647A2 (fr) 2000-10-12 2001-10-11 Article manufacturé destiné à l'émulation d'un microprocesseur dans une application matérielle dont les fonctions critiques ne sont par liées à la chronologie, système et procédé correspondants

Country Status (2)

Country Link
AU (1) AU2002210676A1 (fr)
WO (1) WO2002031647A2 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI636366B (zh) * 2017-11-22 2018-09-21 緯穎科技服務股份有限公司 資料冗餘的處理方法及其相關電腦系統
CN109802872B (zh) * 2019-03-19 2021-07-30 北京信而泰科技股份有限公司 一种报文捕获方法、装置及设备
US11403433B2 (en) 2020-01-17 2022-08-02 Visa International Service Association System, method, and computer program product for encrypting sensitive data using a field programmable gate array

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5966515A (en) * 1996-12-31 1999-10-12 Unisys Corporation Parallel emulation system and method

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5966515A (en) * 1996-12-31 1999-10-12 Unisys Corporation Parallel emulation system and method

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
CHAN T ET AL: "A first pass ASIC development methodology using logic emulation", ASIC CONFERENCE AND EXHIBIT, 1994. PROCEEDINGS., SEVENTH ANNUAL IEEE INTERNATIONAL ROCHESTER, NY, USA 19-23 SEPT. 1994, NEW YORK, NY, USA,IEEE, PAGE(S) 214-218, ISBN: 0-7803-2020-4, XP010140488 *
GSCHWIND G ET AL: "An extendible MIPS-I processor kernel in VHDL for hardware/software co-design", PROCEEDINGS OF EURO-DAC '96: EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VDL '96 AND EXHIBITION. GENEVA, SEPT. 16 - 20, 1996, PROCEEDINGS OF EURO-DAC: EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VDL AND EXHIBITION, LOS ALAMITOS, IEEE COMP. SO, ISBN: 0-8186-7573-X, XP010198651 *

Also Published As

Publication number Publication date
AU2002210676A1 (en) 2002-04-22
WO2002031647A2 (fr) 2002-04-18

Similar Documents

Publication Publication Date Title
WO1999036845A3 (fr) Traitement par processeur vliw (processeur a tres long mot instruction) de commandes d'etendues differentes
WO2000038060A3 (fr) Traitement de files commande par interruption/logiciel
AU2003289301A1 (en) Software execution control system and software execution control program
WO2002003208A3 (fr) Procede et appareil d'execution securisee mettant en oeuvre une partition memoire securisee
WO2003010656A3 (fr) Systeme et procede d'execution d'ensembles d'instructions dynamiques dans un dispositif de communications hertziennes
WO2001082075A3 (fr) Systeme et procede d'ordonnancement de l'execution de processus informatiques multiplateformes
WO2004051444A3 (fr) Mise en oeuvre d'un mode d'execution securise dans un environnement de pre-amorçage
WO1997035244A3 (fr) Unite centrale de traitement comprenant un preprocesseur de fonctions dsp balayant les sequences d'instructions pour les fonctions dsp
DE69840558D1 (de) Mikrokontroller, Datenverarbeitungssystem und Taskschaltungssteuerungsverfahren
SG118081A1 (en) Information processing method inter-task communication method and computer-excutable program for thesame
IL160069A0 (en) Data processing method, data processing system, and program
AU2002332107A1 (en) Method, system, and program for configuring system resources
AU4840400A (en) Smart card application development system and method
JP3124258B2 (ja) データ処理装置の使用者プログラマブル回路
SG74591A1 (en) Computer system and method for executing architecture specific code with reduce run-time memory space requirements
GB0114882D0 (en) Performing secure and insecure computing operations in a compartmented operating system
DE69926084D1 (de) Taktphasenregelsystem, integrierte schaltung und entwurfsverfahren dafür
AU5552000A (en) Conditional instruction execution in a computer
WO2003090067A3 (fr) Systeme et procede de codage d'instructions extensibles
WO2001086432A3 (fr) Systemes de traitement de donnees cryptographiques, produits-programmes informatiques, et procedes de fonctionnement correspondants permettant l'execution par plusieurs unites d'execution cryptographiques de commandes emanant d'un processeur hote en parallele
WO2004003738A3 (fr) Code de generation pour microprocesseur configurable
AU4552600A (en) Protection of the core part of a computer against external manipulation
WO2002031647A3 (fr) Article manufacturé destiné à l'émulation d'un microprocesseur dans une application matérielle dont les fonctions critiques ne sont par liées à la chronologie, système et procédé correspondants
EP1174777A3 (fr) Pièce d'horlogerie à aiguille, méthode d'opération et programme de contrôle pour celle-ci
WO2004109437A3 (fr) Procede d'initialisation d'un systeme

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP