[go: up one dir, main page]

US9613961B2 - Field-effect transistor and semiconductor device - Google Patents

Field-effect transistor and semiconductor device Download PDF

Info

Publication number
US9613961B2
US9613961B2 US15/066,880 US201615066880A US9613961B2 US 9613961 B2 US9613961 B2 US 9613961B2 US 201615066880 A US201615066880 A US 201615066880A US 9613961 B2 US9613961 B2 US 9613961B2
Authority
US
United States
Prior art keywords
layer
semiconductor
region
channel region
type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US15/066,880
Other languages
English (en)
Other versions
US20160197076A1 (en
Inventor
Yoshiki Kamata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Assigned to KABUSHIKI KAISHA TOSHIBA reassignment KABUSHIKI KAISHA TOSHIBA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KAMATA, YOSHIKI
Publication of US20160197076A1 publication Critical patent/US20160197076A1/en
Application granted granted Critical
Publication of US9613961B2 publication Critical patent/US9613961B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85Complementary IGFETs, e.g. CMOS
    • H10D84/853Complementary IGFETs, e.g. CMOS comprising FinFETs
    • H01L27/0924
    • H01L21/845
    • H01L27/1211
    • H01L29/04
    • H01L29/1604
    • H01L29/165
    • H01L29/2003
    • H01L29/2006
    • H01L29/205
    • H01L29/2206
    • H01L29/225
    • H01L29/247
    • H01L29/786
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/024Manufacture or treatment of FETs having insulated gates [IGFET] of fin field-effect transistors [FinFET]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/62Fin field-effect transistors [FinFET]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/40Crystalline structures
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/40Crystalline structures
    • H10D62/402Amorphous materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82Heterojunctions
    • H10D62/822Heterojunctions comprising only Group IV materials heterojunctions, e.g. Si/Ge heterojunctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82Heterojunctions
    • H10D62/824Heterojunctions comprising only Group III-V materials heterojunctions, e.g. GaN/AlGaN heterojunctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82Heterojunctions
    • H10D62/826Heterojunctions comprising only Group II-VI materials heterojunctions, e.g. CdTe/HgTe heterojunctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/85Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/85Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
    • H10D62/8503Nitride Group III-V materials, e.g. AlN or GaN
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/86Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group II-VI materials, e.g. ZnO
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01Manufacture or treatment
    • H10D86/011Manufacture or treatment comprising FinFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/201Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI
    • H10D86/215Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI comprising FinFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D87/00Integrated devices comprising both bulk components and either SOI or SOS components on the same substrate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/62Fin field-effect transistors [FinFET]
    • H10D30/6218Fin field-effect transistors [FinFET] of the accumulation type

Definitions

  • a method for varying the material of a gate electrode from an n-type junctionless FET to a p-type junctionless FET and adjusting the work function of the gate electrode of each of the FETs there is a method for varying the material of a gate electrode from an n-type junctionless FET to a p-type junctionless FET and adjusting the work function of the gate electrode of each of the FETs.
  • a field-effect transistor 1 of the present embodiment is provided above a semiconductor substrate 80 with an insulating film 81 therebetween.
  • the semiconductor substrate 80 is a silicon (Si) substrate and the insulating film 81 is a film that is made of silicon oxide.
  • a structure of the semiconductor substrate 80 and the silicon oxide film 81 on the semiconductor substrate will also be referred to as a substrate.
  • the insulating film 81 made of silicon oxide film is not limited to SiO 2 formed by oxidizing the semiconductor substrate but may be a deposited film including boron (B) and phosphorus (P), such as a BSG film, a PSG film, a BPSG film, a TEOS film, or the like.
  • the insulating film 81 may be a film generally used as an interlayer insulating film including nitrogen (N), carbon (C), fluorine (F) or the like.
  • a cap layer 30 can be used between a gate insulating film 21 and a channel region (e.g., a polycrystalline germanium layer) 10 of the planar-structure junctionless type FET.
  • the field-effect transistor 1 of the embodiment may be a double-gate-structure field-effect transistor.
  • a polycrystalline germanium layer 10 on an insulating film 81 is divided by an insulating film 82 .
  • a cap layer 30 is provided between the gate insulating film 21 and the channel region 100 . Accordingly, the threshold voltage (on-state voltage) of the FET 1 shifts to a value of a normally-off state from a value of a normally-on state in the case where no cap layer is provided between the channel region and the gate insulating film of the FET.
  • the sample used for measurement of XPS is produced by forming a Si cap layer on the polycrystalline Ge layer and then forming a HfAlO film having a thickness of 2 nm on the cap layer by ALD.
  • the n-type and p-type junctionless FETs including no cap layer is driven in normally-on operation.
  • the gate electrode 75 of each of the FETs 7 is provided above the channel region in the well region 800 (semiconductor substrate 80 ) with a gate insulating film 71 therebetween.
  • the FETs 7 are enhancement-type FETs.
  • the FETs 7 include a source/drain region (diffusion region) 73 of a conductivity type different from that of the channel region in the well region 800 .
  • a method for forming each film (layer) may include a well-known deposition method such as sputtering, vapor deposition, chemical vapor deposition (CVD), atomic layer deposition (ALD), pulse laser deposition (PLD) and the like.

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Thin Film Transistor (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Electrodes Of Semiconductors (AREA)
US15/066,880 2013-12-10 2016-03-10 Field-effect transistor and semiconductor device Active US9613961B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2013-255383 2013-12-10
JP2013255383A JP6235325B2 (ja) 2013-12-10 2013-12-10 電界効果トランジスタ及びその製造方法、半導体デバイス及びその製造方法
PCT/JP2014/082755 WO2015087935A1 (ja) 2013-12-10 2014-12-10 電界効果トランジスタ及びその製造方法、半導体デバイス及びその製造方法

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2014/082755 Continuation WO2015087935A1 (ja) 2013-12-10 2014-12-10 電界効果トランジスタ及びその製造方法、半導体デバイス及びその製造方法

Publications (2)

Publication Number Publication Date
US20160197076A1 US20160197076A1 (en) 2016-07-07
US9613961B2 true US9613961B2 (en) 2017-04-04

Family

ID=53371234

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/066,880 Active US9613961B2 (en) 2013-12-10 2016-03-10 Field-effect transistor and semiconductor device

Country Status (3)

Country Link
US (1) US9613961B2 (ja)
JP (1) JP6235325B2 (ja)
WO (1) WO2015087935A1 (ja)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160300857A1 (en) * 2015-04-07 2016-10-13 Stmicroelectronics, Inc. Junctionless finfet device and method for manufacture
JP6839939B2 (ja) * 2016-07-26 2021-03-10 株式会社Screenホールディングス 熱処理方法
JP6839940B2 (ja) 2016-07-26 2021-03-10 株式会社Screenホールディングス 熱処理方法
JP6645940B2 (ja) * 2016-09-20 2020-02-14 キオクシア株式会社 不揮発性半導体記憶装置
WO2018182715A1 (en) * 2017-03-31 2018-10-04 Intel Corporation Junctionless field effect transistors
US10559563B2 (en) 2017-06-26 2020-02-11 Taiwan Semiconductor Manufacturing Co., Ltd. Method for manufacturing monolithic three-dimensional (3D) integrated circuits
WO2019182597A1 (en) * 2018-03-22 2019-09-26 Intel Corporation Thin film transistors having double gates
US11411119B2 (en) * 2018-06-28 2022-08-09 Intel Corporation Double gated thin film transistors
LU101020B1 (en) * 2018-11-28 2020-05-28 Luxembourg Inst Science & Tech List Ion-sensitive field effect transistor
JP7445775B2 (ja) * 2021-07-09 2024-03-07 チャンシン メモリー テクノロジーズ インコーポレイテッド 半導体構造及びその製造方法

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5151759A (en) 1989-03-02 1992-09-29 Thunderbird Technologies, Inc. Fermi threshold silicon-on-insulator field effect transistor
US5952701A (en) 1997-08-18 1999-09-14 National Semiconductor Corporation Design and fabrication of semiconductor structure having complementary channel-junction insulated-gate field-effect transistors whose gate electrodes have work functions close to mid-gap semiconductor value
JP2004327599A (ja) 2003-04-23 2004-11-18 Toshiba Corp 薄膜トランジスタと、その製造方法およびフラットパネルディスプレイ
JP2006511091A (ja) 2002-12-19 2006-03-30 インターナショナル・ビジネス・マシーンズ・コーポレーション 反転型FinFET薄膜トランジスタを用いたFinFETSRAMセル
JP2006093717A (ja) 2004-09-25 2006-04-06 Samsung Electronics Co Ltd 変形されたチャンネル層を有する電界効果トランジスタ及びその製造方法
JP2008306195A (ja) 2008-06-30 2008-12-18 Renesas Technology Corp 半導体装置及びその製造方法
WO2010067571A1 (ja) 2008-12-12 2010-06-17 出光興産株式会社 複合酸化物焼結体及びそれからなるスパッタリングターゲット
JP2010245162A (ja) 2009-04-02 2010-10-28 Mitsubishi Electric Corp 薄膜トランジスタ
US20100276662A1 (en) 2008-09-05 2010-11-04 University College Cork, National University Of Ireland Junctionless metal-oxide-semiconductor transistor
US20110309411A1 (en) 2010-06-16 2011-12-22 Semiconductor Energy Laboratory Co., Ltd. Field effect transistor
US9000437B2 (en) * 2011-08-09 2015-04-07 Panasonic Corporation Thin-film semiconductor device including a multi-layer channel layer, and method of manufacturing the same

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3782021B2 (ja) * 2002-02-22 2006-06-07 株式会社東芝 半導体装置、半導体装置の製造方法、半導体基板の製造方法
KR100585111B1 (ko) * 2003-11-24 2006-06-01 삼성전자주식회사 게르마늄 채널 영역을 가지는 비평면 트랜지스터 및 그제조 방법
US7193279B2 (en) * 2005-01-18 2007-03-20 Intel Corporation Non-planar MOS structure with a strained channel region
JP2012160679A (ja) * 2011-02-03 2012-08-23 Sony Corp 薄膜トランジスタ、表示装置および電子機器
JP6082930B2 (ja) * 2012-04-20 2017-02-22 株式会社Joled 薄膜トランジスタおよび表示装置

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5151759A (en) 1989-03-02 1992-09-29 Thunderbird Technologies, Inc. Fermi threshold silicon-on-insulator field effect transistor
US5952701A (en) 1997-08-18 1999-09-14 National Semiconductor Corporation Design and fabrication of semiconductor structure having complementary channel-junction insulated-gate field-effect transistors whose gate electrodes have work functions close to mid-gap semiconductor value
JP2006511091A (ja) 2002-12-19 2006-03-30 インターナショナル・ビジネス・マシーンズ・コーポレーション 反転型FinFET薄膜トランジスタを用いたFinFETSRAMセル
JP2004327599A (ja) 2003-04-23 2004-11-18 Toshiba Corp 薄膜トランジスタと、その製造方法およびフラットパネルディスプレイ
JP2006093717A (ja) 2004-09-25 2006-04-06 Samsung Electronics Co Ltd 変形されたチャンネル層を有する電界効果トランジスタ及びその製造方法
JP2008306195A (ja) 2008-06-30 2008-12-18 Renesas Technology Corp 半導体装置及びその製造方法
US20100276662A1 (en) 2008-09-05 2010-11-04 University College Cork, National University Of Ireland Junctionless metal-oxide-semiconductor transistor
US8178862B2 (en) * 2008-09-05 2012-05-15 University College Cork, National University Of Ireland Cork Junctionless metal-oxide-semiconductor transistor
WO2010067571A1 (ja) 2008-12-12 2010-06-17 出光興産株式会社 複合酸化物焼結体及びそれからなるスパッタリングターゲット
JP2010245162A (ja) 2009-04-02 2010-10-28 Mitsubishi Electric Corp 薄膜トランジスタ
US20110309411A1 (en) 2010-06-16 2011-12-22 Semiconductor Energy Laboratory Co., Ltd. Field effect transistor
JP2012023352A (ja) 2010-06-16 2012-02-02 Semiconductor Energy Lab Co Ltd 電界効果トランジスタ
US9000437B2 (en) * 2011-08-09 2015-04-07 Panasonic Corporation Thin-film semiconductor device including a multi-layer channel layer, and method of manufacturing the same

Non-Patent Citations (9)

* Cited by examiner, † Cited by third party
Title
Colinge, J-P. et al. (Mar. 2010). "Nanowire transistors without junctions," Nature Nanoteohnology, vol. 5; pp. 225-229.
De Jaeger, B. et al. (2005). "Optimisation of a tnin epitaxial Si layer as Ge passivation layer to demonstrate deep sub-micron n- and p-FETs on Ge-On-insulator substrates," Microelectronic Engineenng, vol. 80: pp. 26-29.
English-language International Search Report from the Japanese Patent Office, mailed Feb. 10, 2015, for International Application No. PCT/JP2014/082755.
International Preliminary Report on Patentability mailed Jun. 23, 2016, in counterpart International Application No. PCT/JP2014/082755 issued by the International Bureau of WIPO; 2 pages.
Kamata, Y. (Jan.-Feb. 2008). "High-k/Ge MOSFETs for future nanoelectronics," Materials Today, vol. 11, No. 1-2; pp. 30-38.
Kamata, Y. et al. (2013). "Superior Cut-Off Characteristics of Lg=40nm Wfin-7nm Poly Ge Junctionless Tri-gate FET for Stacked 3D Circuits Integration," Symposium on VLSI technology; 2 pages.
People, R. et al. (Aug. 1985). "Calculation of critical layer thickness versus lattics mismatch for Ge x Si1-x/Si strained-layer heterostructures," Applied Physics Letters, 47(3): 322-324.
Suk, S.D. et al. (2009). "Characteristics of sub 5nm Tri-Gate Nanowire MOSFETs with Single and Poly Si Channels in SOI Structure," Symposium on VLSI technology Digest of Technical Papers; pp. 142-143.
Written Opinion mailed Feb. 10, 2015, in counterpart International Application No. PCT/JP2014/082755 issued by the International Bureau of WIPO; 5 pages.

Also Published As

Publication number Publication date
US20160197076A1 (en) 2016-07-07
JP2015115415A (ja) 2015-06-22
WO2015087935A1 (ja) 2015-06-18
JP6235325B2 (ja) 2017-11-22

Similar Documents

Publication Publication Date Title
US9613961B2 (en) Field-effect transistor and semiconductor device
US11456219B2 (en) Gate-all-around FETs having uniform threshold voltage
JP7438237B2 (ja) 積層型縦型輸送電界効果トランジスタのためのハイブリッド・ゲート・スタック集積
US10833204B2 (en) Multiple width nanosheet devices
US10573755B1 (en) Nanosheet FET with box isolation on substrate
US10249630B2 (en) Structure featuring ferroelectric capacitance in interconnect level for steep sub-threshold complementary metal oxide semiconductor transistors
US10749040B2 (en) Integration scheme for non-volatile memory on gate-all-around structure
US20200020690A1 (en) Co-integrated channel and gate formation scheme for nanosheet transistors having separately tuned threshold voltages
US11043411B2 (en) Integration of air spacer with self-aligned contact in transistor
US11018062B2 (en) Multivalent oxide cap for multiple work function gate stacks on high mobility channel materials
TW202303685A (zh) 半導體結構的形成方法
US20220336627A1 (en) Vertical transistor having an oxygen-blocking layer
US7883944B2 (en) Ultra-thin semiconductor on insulator metal gate complementary field effect transistor with metal gate and method of forming thereof
US12310064B2 (en) Isolation pillar structures for stacked device structures
US10720502B2 (en) Vertical transistors having a layer of charge carriers in the extension region for reduced extension region resistance
US11362093B2 (en) Co-integration of non-volatile memory on gate-all-around field effect transistor
US20250063764A1 (en) Semiconductor device structure with contact structure and method for forming the same
US20250275188A1 (en) Tapered channel forksheet transistor
US12205985B2 (en) Field effect transistor with inactive fin and method
US20250063710A1 (en) Nanosheet field-effect transistors with different drive strengths
US20250204026A1 (en) Semiconductor device with lateral diodes and stacked fets

Legal Events

Date Code Title Description
AS Assignment

Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KAMATA, YOSHIKI;REEL/FRAME:038494/0961

Effective date: 20160314

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8