HK1001575B - Multi-layer lead frame for a semiconductor device - Google Patents
Multi-layer lead frame for a semiconductor device Download PDFInfo
- Publication number
- HK1001575B HK1001575B HK98100452.4A HK98100452A HK1001575B HK 1001575 B HK1001575 B HK 1001575B HK 98100452 A HK98100452 A HK 98100452A HK 1001575 B HK1001575 B HK 1001575B
- Authority
- HK
- Hong Kong
- Prior art keywords
- plane
- lead frame
- insulation
- metal plane
- opening
- Prior art date
Links
Description
This invention relates to a lead frame, and particularly, to a multi-layer lead frame having at least one metal plate or plane, hereinafter referred to as "metal plane", used for a semiconductor device.
A conventionally known multi-layer lead frame for a semiconductor device comprises at least one metal plane connected via an insulative layer to the bottom surfaces of inner leads, and the use of such a multi-layer lead frame enables the mounting of a relatively power consumable semiconductor chip on the metal plane, due to a heat radiation of the metal plane. Also, the metal plane can be used as a ground layer or a power supply layer, to thereby improve the electrical characteristics of the semiconductor device.
Figure 3 shows a conventionally known multi-layer lead frame which includes a ground metal plane 10, a power supply metal plane 12 and a plurality of inner leads 14, which are affixed or laminated to each other, in turn, by electrically insulation films 16a and 16b respectively, made of, for example, polyimide. Such a device is shown in the paper "Multi-layer moulded plastic package" by Mallik et al, International Electronic Manufacturing Technology Symposium, April 26 - 28, 1989, Nara, Japan, pages 221 to 229.
The ground plane 10 is also used as a stage for mounting thereon a semiconductor chip (not shown). The power supply plane 12 is a frame like shape for embracing the semiconductor chip mounting stage, and the inner leads 14 are arranged around the power supply plane 12. Inner tips of the inner leads 14 are arranged so as to be retracted from the front edges of the power supply plane 12, to thus ensure wire bonding areas for a wire bonding connection between the semiconductor chip and the exposed surface of the power supply plane 12.
Also, the ground plane 10 and the power supply plane 12 have respective projections 31 (Fig. 5A) protruding from the outer edges thereof, for an electrical connection thereof to the ground leads and the power supply leads, respectively, among the plurality of inner leads 14.
In the above-mentioned conventional multi-layer lead frame, the dimensions of the outer and inner edges of the insulation film 16a and the inner edge of the insulation film 16b are the same as those of the outer and inner edges of the ground plane 10 and the inner edge of the power supply plane 12, respectively. Consequently, when the ground plane 10 and the power supply plane 12 are abutted against each other, an insulation film having exactly the same dimensions as the power supply plane 12 should be used.
The inner leads 14 and the metal planes used for a multi-layer lead frame can be made not only by an etching process but also by a punching process, which is more suitable for mass-production. Nevertheless, when producing these elements by the punching process, burrs or flashing may be generated, which may cause an electrical short circuit between the inner leads 14 and the metal planes, i.e., between the metal layers.
Figures 2A and 2B show burrs or flashing of the inner lead 14. First, when stamping to make the inner leads, extending in the vertical direction may be generated burrs or flashing 18a, as shown in Fig. 2A. Then, if the inner leads are placed under a pressure, for example, when they are transported, burrs or flashing 18b extending in the transverse direction may be generated, as shown in Fig. 2B.
In the prior art, since an insulation film having substantially the same dimensions as the metal planes is used to adhere these planes to each other, the position thereof may become misaligned by about 75µm at maximum. Therefore, if the above-mentioned burrs or flashes are generated and if the positions of the metal planes are not aligned with respect to the insulating film, an electrical short circuit may occur due to a mechanical contact between the metal layers. In GB-A-2,174,538 it is proposed to extend the insulation beyond the inner tips of the inner leads to give some protection against shorts.
Further, to improve the electrical characteristic of the lead frame, a matching of the characteristic impedance has recently been required, and to effect this matching of the characteristic impedance, the thickness of the insulation film shall be reduced. In this case, an electrical short circuit still may easily occur between the metal layers, due to burrs or flashing produced by stamping.
Also, to improve the wire bonding characteristic, the wire bonding areas of the inner leads and the metal planes are frequently coated with a film of silver. This solution, however, has a problem in that the electrical insulation characteristic between the metal layers becomes lower due to a silver migration, and if the thickness of the insulation film is reduced so that the distance between the metal layers becomes shorter, an electrical short circuit still may easily occur between the metal layers, due to this silver migration.
An object of the present invention is to provide a multi-layer lead frame used for a semiconductor device, wherein the electrical insulation between metal layers is effectively improved even if such metal layers are formed by a stamping process or the like, or even if a very thin insulation film is used.
A multi-layer lead frame for a semiconductor device comprising:
- a lead frame body made of a metal strip having a first opening and a plurality of inner leads, said inner leads having respective inner tips which define at least a part of said opening;
- an intermediate metal plane, independent from said lead frame body and adhered to said inner leads by a first insulation adhesive film, said intermediate plane having a second opening corresponding to, but smaller than, said first opening;
- a lower metal plane adapted for mounting a semiconductor chip thereon, also independent from said lead frame body and from said intermediate metal plane, and adhered to said intermediate metal plane by a second insulation adhesive film;
- said first and second insulation adhesive films and said intermediate and lower metal planes having respective outer peripheries;
- said lower metal plane having at least one extension projecting outward from said outer periphery thereof, said extension connected to at least one of said inner leads;
- said second insulation adhesive film having an inner periphery defining a fourth opening corresponding to said second opening of said intermediate metal plane, said inner periphery of said second insulation film protruding slightly beyond said opening in said intermediate metal plane, the openings defining a stage portion of the lower metal plane arranged for mounting the semiconductor chip thereon, and
- wherein the lead frame has at least one through hole passing through the first insulation film, the intermediate metal plane, the second insulation film and the lower metal plane, and a diameter of the through hole in the first and second insulation films is smaller than that of the through hole in the intermediate and lower metal planes.
Particular embodiments of lead frames in accordance with this invention will now be described and contrasted with the prior art with reference to the accompanying drawings; in which:-
- Figure 1 is a cross-sectional view of a semiconductor device having a chip mounted on a multi-layer lead frame for explaining a feature according to this invention;
- Figures 2A and 2B show burrs or flashing of the inner lead;
- Figure 3 is a partial perspective view of a conventionally known multi-layer lead frame;
- Figures 4A and 4B are partial cross-sectional and bottom views of an embodiment of the multi-layer lead frame according to this invention; and
- Figures 5A and 5B are partial cross-sectional and bottom views of a conventionally known multi-layer lead frame.
Referring now to Fig. 1, which shows a multi-layer lead frame used in a semiconductor device which will be used to explain a feature according to the present invention. The multi-layer lead frame of this embodiment is generally indicated by a reference numeral 1 and comprises a ground metal plane 10, a power supply metal plane 12 fixed to the ground metal plane 10 via an electrically insulation film 16a, and inner leads 14 fixed to the power supply metal plane 12 via another insulation film 16b. The adhesive insulation films 16a and 16b are made of, for example, polyimide. A semiconductor chip 20 is fixed to and mounted on the ground metal plane 10.
The power supply plane 12 has a rectangular-frame shape and, therefore, has a rectangular opening 12a (Fig. 3) at a central portion thereof defining a stage portion on the ground metal plane 10, on which a semiconductor chip 20 is mounted. Also, the insulation film 16a has a rectangular-frame shape and fixes the power supply plane 12 to the ground plane 10. The outer dimension of the insulation film 16a is slightly larger than the outer dimension of the power supply plane 12, and the dimension of the inner periphery of the rectangular frame-shaped insulation film 16a is slightly smaller than the dimension of the inner periphery of the power supply plane 12. Therefore, the inner periphery of the insulation film 16a protrudes slightly inward from the inner periphery of the power supply plane 12, and the outer periphery of the insulation film 16a protrudes slight outward from the outer peripheral edge of the power supply plane 12.
In the same manner as above, the insulation film 16b located between the power supply plane 12 and the inner leads 14 has a rectangular frame-shape having a dimension such that the inner periphery of the insulation film 16b protrudes slightly inward from the front ends of the inner leads 14.
In Fig. 1, "A" indicates a length by which the insulation films 16a and 16b protrude inward from the inner periphery of the power supply plane 12 and from the front ends of the inner leads 14, respectively. Also, "B" indicates a length by which the insulation films 16a and 16b protrude outward from the outer peripheral edge of the power supply plane 12. In this embodiment, "A" or "B" is set as 1.0 mm. Namely, considering that a maximum tolerance of positional errors when the metal planes and inner leads are laminated with the insulation films is about 0.75 µm, the length of the burrs or flashing of the inner leads 14 when being stamped is about 0.25 µm, and further, taking into account the hermetic sealing with resin, preferably the length by which the insulation films 16a and 16b protrude is about 1.0 mm.
As the inner peripheries of the insulation films 16a and 16b protrude inward, even if stamping burrs or flashing exists, they are covered by the protruding portions of the insulation films 16a and 16b. Therefore, an electrical contact or short circuit between the metal layers can be prevented, even if the insulation films 16a and 16b are very thin.
Further, the wire-bonding areas on the ground plane 10, the power supply plane 12 and the inner leads 14 are coated with layers of silver. In this invention, since the insulation films 16a and 16b protrude inward, as mentioned above, the volume of the insulation area between the metal planes is increased and, therefore, a reduction of the electrical insulation due to a silver-migration is effectively prevented.
Each of the insulation films 16a and 16b has a large width and protrudes both inward and outward, but the insulation films 16a and 16b can be formed so as to protrude only inward, to thereby avoiding the influence of a silver-migration or the like. The advantage obtained by allowing the insulation films 16a and 16b to protrude outward is that, when the extensions (at 10a) projecting outward from the outer peripheral edges of the power supply plane 12 or the ground plane 10 are connected to the power supply leads or ground leads among the inner leads, the extensions are prevented from coming into contact with the outer peripheral edge of the intermediate metal plane, such as the power supply plane 12, and thus avoids an electrical short circuit between the metal planes when the power supply plane 12 or the inner leads are fixed to each other.
Although the multi-layer lead frame described above is made by stamping, the present invention also can be applicable to a lead frame made by etching, since this also has the same problems of a silvermigration when the insulation film is very thin, positioning errors when laminating, and an electrical short circuit between the projections.
Also, the multi-layer lead frame described above embodiment comprises a ground plane 10, power supply plane 12 and inner leads, and are laminated in this order. Such an order of lamination and number of laminated planes is not always necessary and does not limit the above embodiment.
Figs. 4A and 4B show an embodiment of the multi-layer lead frame according to the present invention and having a plurality of through holes 30, only one of which is illustrated. Each hole 30 passes through the ground plane 10, the insulation film 16a, the power supply plane 12, and the insulation film 16b. According to the present invention, the diameter of holes in the insulation films 16a and 16b is smaller than that of holes in the metal planes 10 and 12. Therefore, the insulation film 16a can be seen from the bottom, as shown in Fig. 4B. In the prior art, however, the diameter of holes in the insulation films is the same as that of holes in the metal planes 10 and 12 and, therefore, the insulation film cannot be seen from the bottom, as shown in Fig. 5A and 5B.
Claims (5)
- A multi-layer lead frame (1) for a semiconductor device (20) comprising:a lead frame body (14) made of a metal strip having a first opening and a plurality of inner leads (14), said inner leads (14) having respective inner tips which define at least a part of said opening;an intermediate metal plane (12), independent from said lead frame body (14) and adhered to said inner leads (14) by a first insulation adhesive film (16b), said intermediate plane (12) having a second opening corresponding to, but smaller than, said first opening;a lower metal plane (10) adapted for mounting a semiconductor chip (20) thereon, also independent from said lead frame body (14) and from said intermediate metal plane (12), and adhered to said intermediate metal plane (12) by a second insulation adhesive film (16a);said first and second insulation adhesive films (16a, 16b) and said intermediate and lower metal planes (12, 10) having respective outer peripheries;said lower metal plane (10) having at least one extension (10a) projecting outward from said outer periphery thereof, said extension (10a) connected to at least one of said inner leads (14);characterised in that said first insulation adhesive film (16b) has an inner periphery defining a third opening corresponding to said first opening of said inner leads (14), said inner periphery of said first insulation film (16b) protruding slightly from said inner tips of said inner leads (14);said second insulation adhesive film (16a) having an inner periphery defining a fourth opening corresponding to said second opening of said intermediate metal plane (12), said inner periphery of said second insulation film (16a) protruding slightly beyond said opening in said intermediate metal plane (12), the openings defining a stage portion of the lower metal plane (10) arranged for mounting the semiconductor chip (20) thereon; andwherein the lead frame (1) has at least one through hole passing through the first insulation film (16b), the intermediate metal plane (12), the second insulation film (16a) and the lower metal plane (10), and a diameter of the through hole in the first and second insulation films (16a, 16b) is smaller than that of the through hole in the intermediate and lower metal planes (12, 10).
- A multi-layer lead frame (1) according to claim 1, in which said outer periphery of said second insulation adhesive film (16a) protrudes slightly outward from said outer periphery of said lower metal plane (10) and from said outer periphery of said intermediate metal plane (12) so that said extension (10a) is prevented from coming into contact with said outer periphery of said intermediate metal plane (12).
- A multi-layer lead frame according to claim 1 or 2, wherein the outer periphery of the second insulation film (16a) protrudes outwar by 1.0 mm or less from the outer periphery of the intermediate metal plane (12).
- A multi-layer lead frame according to any one of the preceding claims, wherein the diameter of the through hole of the first and second insulation films (16a, 16b) is smaller by 2.0 mm or less than that of the through hole in the intermediate and lower metal planes (12, 10).
- A multi-layer lead frame according to any one of the preceding claims, wherein said intermediate metal plane (12) is a power supply plane and said lower metal plane (10) is a ground plane.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP235067/90 | 1990-09-04 | ||
| JP2235067A JP2966067B2 (en) | 1990-09-04 | 1990-09-04 | Multilayer lead frame |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| HK1001575B true HK1001575B (en) | 1998-06-26 |
| HK1001575A1 HK1001575A1 (en) | 1998-06-26 |
Family
ID=16980581
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| HK98100452A HK1001575A1 (en) | 1990-09-04 | 1998-01-20 | Multi-layer lead frame for a semiconductor device |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US5235209A (en) |
| EP (1) | EP0474469B1 (en) |
| JP (1) | JP2966067B2 (en) |
| KR (1) | KR950001369B1 (en) |
| DE (1) | DE69125072T2 (en) |
| HK (1) | HK1001575A1 (en) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH06507275A (en) * | 1992-02-18 | 1994-08-11 | インテル コーポレーション | Multilayer molded plastic package using thin film method |
| JPH0653277A (en) * | 1992-06-04 | 1994-02-25 | Lsi Logic Corp | Semiconductor device assembly and its assembly method |
| US5854094A (en) * | 1992-07-28 | 1998-12-29 | Shinko Electric Industries Co., Ltd. | Process for manufacturing metal plane support for multi-layer lead frames |
| US5777265A (en) * | 1993-01-21 | 1998-07-07 | Intel Corporation | Multilayer molded plastic package design |
| JP2931741B2 (en) * | 1993-09-24 | 1999-08-09 | 株式会社東芝 | Semiconductor device |
| US5343074A (en) * | 1993-10-04 | 1994-08-30 | Motorola, Inc. | Semiconductor device having voltage distribution ring(s) and method for making the same |
| US5578869A (en) * | 1994-03-29 | 1996-11-26 | Olin Corporation | Components for housing an integrated circuit device |
| JP2536459B2 (en) * | 1994-09-26 | 1996-09-18 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
| GB2293918A (en) * | 1994-10-06 | 1996-04-10 | Ibm | Electronic circuit packaging |
| US5965936A (en) * | 1997-12-31 | 1999-10-12 | Micron Technology, Inc. | Multi-layer lead frame for a semiconductor device |
| DE19581837T1 (en) * | 1994-11-10 | 1997-10-02 | Micron Technology Inc | Multi-layer lead frame for a semiconductor device |
| US5818114A (en) * | 1995-05-26 | 1998-10-06 | Hewlett-Packard Company | Radially staggered bond pad arrangements for integrated circuit pad circuitry |
| GB9515651D0 (en) * | 1995-07-31 | 1995-09-27 | Sgs Thomson Microelectronics | A method of manufacturing a ball grid array package |
| US6054754A (en) | 1997-06-06 | 2000-04-25 | Micron Technology, Inc. | Multi-capacitance lead frame decoupling device |
| US6515359B1 (en) | 1998-01-20 | 2003-02-04 | Micron Technology, Inc. | Lead frame decoupling capacitor semiconductor device packages including the same and methods |
| US6114756A (en) | 1998-04-01 | 2000-09-05 | Micron Technology, Inc. | Interdigitated capacitor design for integrated circuit leadframes |
| US6414386B1 (en) * | 2000-03-20 | 2002-07-02 | International Business Machines Corporation | Method to reduce number of wire-bond loop heights versus the total quantity of power and signal rings |
| KR20030066994A (en) * | 2002-02-06 | 2003-08-14 | 주식회사 칩팩코리아 | Multi-layer lead frame and chip size package using the same |
| US8354743B2 (en) * | 2010-01-27 | 2013-01-15 | Honeywell International Inc. | Multi-tiered integrated circuit package |
| US9741644B2 (en) | 2015-05-04 | 2017-08-22 | Honeywell International Inc. | Stacking arrangement for integration of multiple integrated circuits |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61108160A (en) * | 1984-11-01 | 1986-05-26 | Nec Corp | Semiconductor device with built-in capacitor and manufacture thereof |
| GB2174538A (en) * | 1985-04-24 | 1986-11-05 | Stanley Bracey | Semiconductor package |
| JP2734463B2 (en) * | 1989-04-27 | 1998-03-30 | 株式会社日立製作所 | Semiconductor device |
| JP2744685B2 (en) * | 1990-08-08 | 1998-04-28 | 三菱電機株式会社 | Semiconductor device |
-
1990
- 1990-09-04 JP JP2235067A patent/JP2966067B2/en not_active Expired - Fee Related
-
1991
- 1991-09-03 US US07/753,794 patent/US5235209A/en not_active Expired - Lifetime
- 1991-09-04 DE DE69125072T patent/DE69125072T2/en not_active Expired - Lifetime
- 1991-09-04 EP EP91308079A patent/EP0474469B1/en not_active Expired - Lifetime
- 1991-09-04 KR KR1019910015414A patent/KR950001369B1/en not_active Expired - Fee Related
-
1998
- 1998-01-20 HK HK98100452A patent/HK1001575A1/en not_active IP Right Cessation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0474469B1 (en) | Multi-layer lead frame for a semiconductor device | |
| HK1001575B (en) | Multi-layer lead frame for a semiconductor device | |
| JP2849594B2 (en) | Electronic module sealing method | |
| EP0197148B1 (en) | Printed-circuit board for mounting electronic element and method of manufacture thereof | |
| JP2824275B2 (en) | Electronic chip card manufacturing method | |
| US5659198A (en) | TCP type semiconductor device capable of preventing crosstalk | |
| IL107696A (en) | An electronic module with an extremely thin structure | |
| CN1249047A (en) | Method for making contactless cards with coiled antenna | |
| EP0506090B1 (en) | Semiconductor device with electromagnetic shield | |
| US6380614B1 (en) | Non-contact type IC card and process for manufacturing same | |
| US6591494B2 (en) | Method for manufacturing a non-contact type IC card | |
| JPH0319703B2 (en) | ||
| US5596171A (en) | Package for a high frequency semiconductor device and methods for fabricating and connecting the same to an external circuit | |
| JPH07290869A (en) | IC card | |
| US5665649A (en) | Process for forming a semiconductor device base array and mounting semiconductor devices thereon | |
| KR20000028840A (en) | Process for manufacturing semiconductor device using film substrate | |
| JP3526584B2 (en) | IC card and planar coil for IC card | |
| JPH1167963A (en) | Semiconductor device | |
| JPH0982826A (en) | Package for encapsulating semiconductor element and mounting structure of circuit device using the same | |
| JPH04349704A (en) | Antenna | |
| JP2996507B2 (en) | Metal plate base circuit board | |
| JP4122560B2 (en) | Semiconductor device and mounting structure of semiconductor device | |
| JP3535317B2 (en) | Semiconductor device | |
| JP2654033B2 (en) | Semiconductor IC device | |
| JPH085559Y2 (en) | Printed board |