[go: up one dir, main page]

CN106098749A - AlGaN/GaN heterojunction structure and growing method thereof on a kind of silicon substrate - Google Patents

AlGaN/GaN heterojunction structure and growing method thereof on a kind of silicon substrate Download PDF

Info

Publication number
CN106098749A
CN106098749A CN201610515621.2A CN201610515621A CN106098749A CN 106098749 A CN106098749 A CN 106098749A CN 201610515621 A CN201610515621 A CN 201610515621A CN 106098749 A CN106098749 A CN 106098749A
Authority
CN
China
Prior art keywords
gan
algan
layer
silicon substrate
thickness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610515621.2A
Other languages
Chinese (zh)
Inventor
潘磊
董逊
李忠辉
倪金玉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 55 Research Institute
Original Assignee
CETC 55 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 55 Research Institute filed Critical CETC 55 Research Institute
Priority to CN201610515621.2A priority Critical patent/CN106098749A/en
Publication of CN106098749A publication Critical patent/CN106098749A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/124Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02505Layer structure consisting of more than two layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82Heterojunctions
    • H10D62/824Heterojunctions comprising only Group III-V materials heterojunctions, e.g. GaN/AlGaN heterojunctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/85Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
    • H10D62/8503Nitride Group III-V materials, e.g. AlN or GaN

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

The invention discloses AlGaN/GaN heterojunction structure and growing method on a kind of silicon substrate, pass first into ammonia and Si (111) substrate is carried out surfaces nitrided process;Growing AIN nucleating layer the most on a si substrate;The AlxGa1 xN cushion of growth Al component stairway degression and AlN/GaN superlattices are as combined strain-buffer layer;Growth GaN channel layer, AlGaN potential barrier and GaN cap the most successively.The present invention is by regulating the growth technique of AlN nucleating layer and introducing AlxGa1 xN intermediate layer and AlN GaN superlattice structure as combined strain-buffer layer, can effectively control the stress in epitaxial film, reduce the threading dislocation density in epitaxial layer of gallium nitride simultaneously, obtain the high-quality AlGaN/GaN heterogenous junction epitaxy material of flawless on Si substrate, low warpage.

Description

一种硅衬底上AlGaN/GaN异质结构及其生长方法AlGaN/GaN heterostructure on silicon substrate and its growth method

技术领域technical field

本发明涉及半导体材料生长领域,尤其是一种硅衬底上AlGaN/GaN异质结构及生长方法。The invention relates to the field of semiconductor material growth, in particular to an AlGaN/GaN heterostructure on a silicon substrate and a growth method.

背景技术Background technique

作为第三代半导体的GaN材料具有禁带宽度大、临界击穿场强大、热导率高、饱和漂移速度高以及化学和热力学性稳定性好等诸多优点。特别地,因为具有很强的极化效应,AlGaN/GaN异质结构可以产生高达约1013cm-2浓度的二维电子气,基于该结构的高电子迁移率晶体管由于具有高的电流密度、临界击穿电压和电子迁移率,使其在微波功率和高温电子器件领域具有十分重要的的应用价值。As a third-generation semiconductor, GaN material has many advantages such as large band gap, strong critical breakdown field, high thermal conductivity, high saturation drift velocity, and good chemical and thermodynamic stability. In particular, because of the strong polarization effect, the AlGaN/GaN heterostructure can generate a two-dimensional electron gas with a concentration of about 1013cm-2. The high electron mobility transistor based on this structure has high current density, critical strike The breakthrough voltage and electron mobility make it have very important application value in the field of microwave power and high temperature electronic devices.

由于缺少可用的GaN单晶衬底,目前GaN材料主要在SiC、蓝宝石和Si衬底上通过异质外延生长的方法得到。但是,蓝宝石由于硬度高、导电性和导热性差等原因,对后期器件加工和应用带来很多不便,SiC同样存在硬度高且成本昂贵的不足之处,而价格低廉的Si衬底由于有着尺寸大、导热导电性能好以及成熟的器件加工工艺等优势,使得Si基GaN器件在规模化生产和应用上具有其它衬底材料无可比拟的成本优势,Si衬底上的GaN薄膜外延生长技术和相关机理研究也一直受到国内外学者和业界的广泛关注。Due to the lack of available GaN single crystal substrates, currently GaN materials are mainly obtained by heteroepitaxial growth on SiC, sapphire and Si substrates. However, due to the high hardness, poor electrical conductivity and thermal conductivity of sapphire, it brings a lot of inconvenience to the processing and application of later devices. SiC also has the disadvantages of high hardness and high cost. , good thermal and electrical conductivity, and mature device processing technology make Si-based GaN devices have unparalleled cost advantages in large-scale production and application of other substrate materials. GaN thin film epitaxial growth technology on Si substrates and related Mechanism research has also been widely concerned by scholars and industries at home and abroad.

但是,在Si衬底上实现高质量的GaN薄膜外延生长是十分困难的,首先,衬底中的Si还会与反应室残留物以及III、V族元素发生反应,高温下金属Ga会与Si衬底发生回熔刻蚀反应,同时衬底中的Si原子也会向缓冲层扩散,从而导致外延层出现区域性的表面缺陷和破坏;另外,GaN和衬底之间存在着非常严重的晶格常数失配(17%)和热失配(56%),会在外延层中引入大量的位错和张应力,尤其是在生长结束的降温过程中进一步形成张应力的积累,从而造成外延片的形变翘曲,严重的还会使外延薄膜产生龟裂,而且外延片的翘曲和薄膜龟裂现象会随着外延衬底尺寸和外延厚度的增加会变得愈发严重。However, it is very difficult to achieve high-quality epitaxial growth of GaN thin films on Si substrates. First, Si in the substrate will react with reaction chamber residues and group III and V elements. Metal Ga will react with Si at high temperature. The substrate undergoes a melting back etching reaction, and at the same time, the Si atoms in the substrate will also diffuse to the buffer layer, resulting in regional surface defects and damage in the epitaxial layer; in addition, there is a very serious crystallization gap between GaN and the substrate. Lattice constant mismatch (17%) and thermal mismatch (56%) will introduce a large number of dislocations and tensile stress in the epitaxial layer, especially during the cooling process at the end of growth, the accumulation of tensile stress will be further formed, resulting in epitaxial The deformation and warping of the wafer will cause cracks in the epitaxial film in severe cases, and the warping and film cracking of the epitaxial wafer will become more and more serious with the increase of the size of the epitaxial substrate and the thickness of the epitaxial film.

Si基GaN薄膜的外延生长需要尽可能的降低Si与GaN之间的晶格失配和热失配的影响,常使用的方法有AlN成核层、AlGaN和超晶格结构应力缓冲中间层等技术。但是即使采用这些方法,要想获得Si衬底上高质量的GaN薄膜,仍然存在生长工艺条件和外延结构组合的问题。The epitaxial growth of Si-based GaN films needs to reduce the influence of lattice mismatch and thermal mismatch between Si and GaN as much as possible. Commonly used methods include AlN nucleation layer, AlGaN and superlattice structure stress buffer intermediate layer, etc. technology. However, even with these methods, in order to obtain high-quality GaN thin films on Si substrates, there are still problems in the combination of growth process conditions and epitaxial structures.

发明内容Contents of the invention

发明目的:针对上述现有技术存在的缺陷,本发明旨在提供一种硅衬底上AlGaN/GaN异质结构及生长方法,改善GaN外延层的晶体质量并缓解失配应力,避免外延薄膜表面裂纹的产生,抑制外延片的形变翘曲。Purpose of the invention: In view of the above-mentioned defects in the prior art, the present invention aims to provide an AlGaN/GaN heterogeneous structure and growth method on a silicon substrate, improve the crystal quality of the GaN epitaxial layer and alleviate the mismatch stress, and avoid the epitaxial thin film surface The generation of cracks suppresses the deformation and warpage of epitaxial wafers.

技术方案:一种硅衬底上AlGaN/GaN异质结构,在硅衬底上自下而上依次包括AlN成核层、AlxGa1-xN缓冲层、AlN/GaN超晶格缓冲层、GaN沟道层、AlGaN势垒层及GaN盖帽层。Technical solution: An AlGaN/GaN heterostructure on a silicon substrate, which includes an AlN nucleation layer, an AlxGa1-xN buffer layer, an AlN/GaN superlattice buffer layer, and a GaN channel from bottom to top on a silicon substrate layer, AlGaN barrier layer and GaN capping layer.

进一步的,所述AlN成核层的厚度为100~250nm。Further, the thickness of the AlN nucleation layer is 100-250 nm.

进一步的,所述AlxGa1-xN缓冲层的厚度为300~1200nm,所述AlxGa1-xN缓冲层的Al组分自下而上递减变化,X的值为0.7~0.3。Further, the thickness of the AlxGa1-xN buffer layer is 300-1200 nm, the Al composition of the AlxGa1-xN buffer layer changes gradually from bottom to top, and the value of X is 0.7-0.3.

进一步的,所述GaN沟道层的厚度为0.5~1.5μm。Further, the GaN channel layer has a thickness of 0.5-1.5 μm.

一种硅衬底上AlGaN/GaN异质结构的生长方法,在硅衬底上自下而上依次生长AlN成核层、AlxGa1-xN缓冲层、AlN/GaN超晶格缓冲层、GaN沟道层、AlGaN势垒层及GaN盖帽层。A method for growing an AlGaN/GaN heterostructure on a silicon substrate, in which an AlN nucleation layer, an AlxGa1-xN buffer layer, an AlN/GaN superlattice buffer layer, and a GaN channel are sequentially grown on a silicon substrate from bottom to top layer, AlGaN barrier layer and GaN capping layer.

进一步的,在生长AlN成核层之前向反应室中通入氨气,对硅衬底表面进行氮化处理,其中氮化处理的氨气流速为5~10L/min,温度为850~950℃,氮化处理持续时间为10~20s。Further, before the AlN nucleation layer is grown, ammonia gas is introduced into the reaction chamber to carry out nitriding treatment on the surface of the silicon substrate, wherein the flow rate of ammonia gas for nitriding treatment is 5-10 L/min, and the temperature is 850-950°C , The duration of nitriding treatment is 10-20s.

进一步的,所述AlN成核层的厚度为100~250nm,生长时反应室中氨气和三甲基铝的摩尔比为2000~4000,生长温度为950~1050℃。Further, the thickness of the AlN nucleation layer is 100-250nm, the molar ratio of ammonia gas to trimethylaluminum in the reaction chamber is 2000-4000 during growth, and the growth temperature is 950-1050°C.

进一步的,所述AlxGa1-xN缓冲层的厚度为300~1200nm,生长温度为1000~1100℃,其中AlxGa1-xN缓冲层的Al摩尔组分自下而上递减变化,X的值为0.7~0.3。Further, the thickness of the AlxGa1-xN buffer layer is 300-1200nm, the growth temperature is 1000-1100°C, wherein the Al molar composition of the AlxGa1-xN buffer layer changes gradually from bottom to top, and the value of X is 0.7-0.3 .

进一步的,所述AlN/GaN超晶格缓冲层的生长温度为1000~1100℃,生长10~100个周期,每个周期中AlN的厚度为3~6nm,GaN的厚度为18~28nm。Further, the growth temperature of the AlN/GaN superlattice buffer layer is 1000-1100° C., and the growth cycle is 10-100. In each cycle, the thickness of AlN is 3-6 nm, and the thickness of GaN is 18-28 nm.

进一步的,所述GaN沟道层的生长温度为1000~1100℃,厚度为0.5~1.5μm。Further, the growth temperature of the GaN channel layer is 1000-1100° C., and the thickness is 0.5-1.5 μm.

有益效果:本发明提供一种硅衬底上AlGaN/GaN异质结构及生长方法,能够避免Si衬底与Ga发生回熔刻蚀反应,充分缓解外延层中的失配应力并降低穿透位错密度,从而有效改善AlGaN/GaN异质结材料的表面形貌和晶体质量,基于该材料结构的高电子迁移率晶体管具有较高的电子迁移率和二维电子气浓度,而且具有材料均匀性和生长工艺重复性好的优点。Beneficial effects: the present invention provides an AlGaN/GaN heterostructure and growth method on a silicon substrate, which can avoid the remelting etching reaction between the Si substrate and Ga, fully relieve the mismatch stress in the epitaxial layer and reduce the penetration potential. Dislocation density, thereby effectively improving the surface morphology and crystal quality of AlGaN/GaN heterojunction materials, high electron mobility transistors based on this material structure have high electron mobility and two-dimensional electron gas concentration, and have material uniformity And the advantages of good repeatability of the growth process.

附图说明Description of drawings

图1是本发明中硅衬底上AlGaN/GaN异质结的外延生长结构示意图。FIG. 1 is a schematic diagram of an epitaxial growth structure of an AlGaN/GaN heterojunction on a silicon substrate in the present invention.

图2是是本发明中硅衬底上AlGaN/GaN异质结表面的原子力显微镜(AFM)图像。Fig. 2 is an atomic force microscope (AFM) image of the surface of an AlGaN/GaN heterojunction on a silicon substrate in the present invention.

图3是本发明中硅衬底上AlGaN/GaN异质结外延片翘曲度的应力测试结果。Fig. 3 is the stress test result of the warpage of the AlGaN/GaN heterojunction epitaxial wafer on the silicon substrate in the present invention.

具体实施方式detailed description

为使本发明的目的、技术方案和优点更加清楚明白,以下结合附图和具体实施例,对本发明进一步详细说明。In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments.

实施例1:Example 1:

如图1所示,一种硅衬底上AlGaN/GaN异质结构,在硅衬底上自下而上依次包括AlN成核层、AlxGa1-xN缓冲层、AlN/GaN超晶格缓冲层、GaN沟道层、AlGaN势垒层及GaN盖帽层。As shown in Figure 1, an AlGaN/GaN heterostructure on a silicon substrate includes an AlN nucleation layer, an AlxGa1-xN buffer layer, an AlN/GaN superlattice buffer layer, GaN channel layer, AlGaN barrier layer and GaN capping layer.

本发明中所述“上”、“下”等位置关系为基于附图所示的相对位置关系,仅是为了便于描述,而不是指示或暗示所指部分必须具有特定的方位,因此不能理解为对本发明的限制。The positional relationships such as "upper" and "lower" in the present invention are based on the relative positional relationship shown in the drawings, which are only for the convenience of description, rather than indicating or implying that the referred part must have a specific orientation, so it cannot be understood as Limitations on the Invention.

其中,AlN成核层的厚度为100~250nm,AlxGa1-xN缓冲层的厚度为300~1200nm,AlxGa1-xN缓冲层的Al组分自下而上递减变化,X的值为0.7~0.3,GaN沟道层的厚度为0.5~1.5μm,AlGaN势垒层厚度为20~30nm,Al组分为20%~30%,GaN盖帽层的厚度为2~3nm。Among them, the thickness of the AlN nucleation layer is 100-250nm, the thickness of the AlxGa1-xN buffer layer is 300-1200nm, the Al composition of the AlxGa1-xN buffer layer changes gradually from bottom to top, the value of X is 0.7-0.3, and the GaN The thickness of the channel layer is 0.5-1.5 μm, the thickness of the AlGaN barrier layer is 20-30 nm, the Al component is 20%-30%, and the thickness of the GaN capping layer is 2-3 nm.

该硅衬底上AlGaN/GaN异质结构的生长方法,在硅衬底上自下而上依次生长AlN成核层、AlxGa1-xN缓冲层、AlN/GaN超晶格缓冲层、GaN沟道层、AlGaN势垒层及GaN盖帽层,下面以MOCVD(金属有机物化学气相沉积)方法为例,具体包括如下步骤:The growth method of AlGaN/GaN heterostructure on a silicon substrate is to grow an AlN nucleation layer, an AlxGa1-xN buffer layer, an AlN/GaN superlattice buffer layer, and a GaN channel layer sequentially from bottom to top on a silicon substrate , AlGaN barrier layer and GaN capping layer, the MOCVD (metal organic chemical vapor deposition) method is taken as an example below, which specifically includes the following steps:

(1)将Si(111)衬底1置于MOCVD反应室中,在氢气气氛下进行高温烘烤处理,处理温度为1050℃。(1) Put the Si(111) substrate 1 in the MOCVD reaction chamber, and perform high-temperature baking treatment under the hydrogen atmosphere, and the treatment temperature is 1050°C.

(2)氮化处理的温度为850~950℃,本实施例中将反应室温度降至950℃,通入氨气对硅衬底1表面进行氮化处理,其中氨气流速为5~10L/min,氮化处理的时间为10~20s,其作用是在硅衬底表面形成一层厚度为2~3nm的非晶态SiNx层,可以阻挡衬底中的Si向上层扩散,从而避免GaN生长时Si与Ga发生回熔刻蚀反应。(2) The temperature of nitriding treatment is 850-950°C. In this embodiment, the temperature of the reaction chamber is lowered to 950°C, and ammonia gas is introduced to carry out nitriding treatment on the surface of the silicon substrate 1, wherein the flow rate of ammonia gas is 5-10L /min, the time of nitriding treatment is 10-20s, its function is to form a layer of amorphous SiNx layer with a thickness of 2-3nm on the surface of the silicon substrate, which can prevent the diffusion of Si in the substrate to the upper layer, thereby avoiding GaN During the growth, Si and Ga undergo melting back etching reaction.

(3)保持温度不变,生长AlN成核层2,AlN成核层2的厚度为100~250nm,本实施例中选择AlN成核层2的生长厚度介于150~200nm之间,其中氨气与三甲基铝的摩尔比(即V/III比)为2000~4000。(3) Keeping the temperature constant, grow the AlN nucleation layer 2. The thickness of the AlN nucleation layer 2 is 100-250nm. In this embodiment, the growth thickness of the AlN nucleation layer 2 is selected to be between 150-200nm. The molar ratio of gas to trimethylaluminum (ie V/III ratio) is 2000-4000.

(4)保持温度不变,AlxGa1-xN缓冲层的厚度为300~1200nm,本实施例选择在高温AlN成核层2上生长厚度为1μm且Al组分渐变的AlXGa1-XN缓冲层3,Al组分X从下到上由0.7渐变到0.3,该层的作用是提供晶格过渡和缓解失配应力。(4) Keeping the temperature constant, the thickness of the AlxGa1-xN buffer layer is 300-1200 nm. In this embodiment, an AlXGa1-XN buffer layer 3 with a thickness of 1 μm and a gradual change in Al composition is selected to be grown on the high-temperature AlN nucleation layer 2. Component X gradually changes from 0.7 to 0.3 from bottom to top, and the function of this layer is to provide lattice transition and relieve mismatch stress.

(5)在AlXGa1-XN缓冲层3上生长AlN/GaN超晶格缓冲层4,每个超晶格周期的生长厚度AlN和GaN分别为3~6nm和18~28nm,生长10~100个周期,本实施例中选择AlN和GaN的生长厚度分别为5nm和20nm,生长50个周期,该层的作用是阻挡穿透位错并提供应力调控。(5) AlN/GaN superlattice buffer layer 4 is grown on the AlXGa1-XN buffer layer 3, the growth thickness of AlN and GaN for each superlattice period is 3-6nm and 18-28nm respectively, and the growth period is 10-100 In this embodiment, the growth thicknesses of AlN and GaN are selected to be 5nm and 20nm respectively, and the growth cycles are 50 cycles. The function of this layer is to block threading dislocations and provide stress control.

(6)在AlN/GaN超晶格缓冲层4上生长厚度为0.5~1.5μm的GaN沟道层5,本实施例中GaN沟道层5的厚度为1μm。(6) A GaN channel layer 5 with a thickness of 0.5-1.5 μm is grown on the AlN/GaN superlattice buffer layer 4 , and the thickness of the GaN channel layer 5 in this embodiment is 1 μm.

(7)在GaN沟道层5上生长Al组分为25%的AlGaN势垒层6,生长厚度为25nm。(7) An AlGaN barrier layer 6 with an Al composition of 25% is grown on the GaN channel layer 5 with a thickness of 25 nm.

(8)在AlGaN势垒层6上生长GaN盖帽层7,生长厚度为2nm。(8) A GaN capping layer 7 is grown on the AlGaN barrier layer 6 with a growth thickness of 2 nm.

如图2所示,采用原子力显微镜表征AlGaN/GaN异质结外延材料的表面形貌,表面原子台阶清晰可见,均方根粗糙度为0.31nm。As shown in Figure 2, the surface morphology of the AlGaN/GaN heterojunction epitaxial material was characterized by an atomic force microscope. The surface atomic steps are clearly visible, and the root mean square roughness is 0.31nm.

如图3所示,采用应力测试仪测量Si基AlGaN/GaN异质结外延片的形变翘曲情况,表征圆片弯曲度的bow和warp值分别为-23μm和30μm,表明通过本实施例生长的外延片的应力控制较好。As shown in Figure 3, the deformation and warpage of the Si-based AlGaN/GaN heterojunction epitaxial wafer was measured by a stress tester, and the bow and warp values representing the curvature of the wafer were -23 μm and 30 μm, respectively, indicating that the growth through this example The stress control of the epitaxial wafer is better.

实施例2:Example 2:

本实施例也提供了一种硅衬底上AlGaN/GaN异质结构及其生长方法,其结构及方法与实施例1中所述的大概相同,二者的区别在于:步骤(2)中将反应室温度降至850℃,步骤(3)中所述AlN成核层2的厚度为100nm,步骤(4)中所述AlxGa1-xN缓冲层的厚度为300nm,步骤(5)中所述每个超晶格周期的生长厚度AlN和GaN分别为3nm和18nm,生长100个周期,步骤(6)中所述GaN沟道层5的厚度为0.5μm,步骤(7)中所述AlGaN势垒层6的生长厚度为20nm,Al组分为20%,步骤(8)中所述GaN盖帽层7的生长厚度为2.5nm。This embodiment also provides an AlGaN/GaN heterostructure on a silicon substrate and its growth method, its structure and method are roughly the same as those described in Embodiment 1, the difference between the two is that in step (2) the The temperature of the reaction chamber is reduced to 850° C., the thickness of the AlN nucleation layer 2 described in the step (3) is 100 nm, the thickness of the AlxGa1-xN buffer layer described in the step (4) is 300 nm, and each step described in the step (5) The growth thickness of AlN and GaN of superlattice period is 3nm and 18nm respectively, grows 100 periods, the thickness of GaN channel layer 5 described in step (6) is 0.5 μm, and the AlGaN barrier described in step (7) The growth thickness of the layer 6 is 20nm, the Al composition is 20%, and the growth thickness of the GaN capping layer 7 in the step (8) is 2.5nm.

实施例3:Example 3:

本实施例也提供了一种硅衬底上AlGaN/GaN异质结构及其生长方法,其结构及方法与实施例1中所述的大概相同,二者的区别在于:步骤(2)中将反应室温度降至900℃,步骤(3)中所述AlN成核层2的厚度为250nm,步骤(4)中所述AlxGa1-xN缓冲层的厚度为1200nm,步骤(5)中所述每个超晶格周期的生长厚度AlN和GaN分别为6nm和28nm,生长10个周期,步骤(6)中所述GaN沟道层5的厚度为1.5μm,步骤(7)中所述AlGaN势垒层6的生长厚度为30nm,Al组分为30%,步骤(8)中所述GaN盖帽层7的生长厚度为3nm。This embodiment also provides an AlGaN/GaN heterostructure on a silicon substrate and its growth method, its structure and method are roughly the same as those described in Embodiment 1, the difference between the two is that in step (2) the The temperature of the reaction chamber is reduced to 900° C., the thickness of the AlN nucleation layer 2 described in the step (3) is 250 nm, the thickness of the AlxGa1-xN buffer layer described in the step (4) is 1200 nm, and each step described in the step (5) The growth thickness of AlN and GaN of a superlattice period is 6nm and 28nm respectively, grows 10 periods, the thickness of the GaN channel layer 5 described in the step (6) is 1.5 μm, and the AlGaN barrier described in the step (7) The growth thickness of the layer 6 is 30nm, the Al composition is 30%, and the growth thickness of the GaN capping layer 7 in step (8) is 3nm.

上述实施例已经具体描述和展示了本发明的技术方法和实施效果,对于本领域的专业人员来说,在了解了本发明的内容和原理后,能够在不背离本发明的原理和范围的情况下,根据本发明的方法进行形式和细节上的各种修正和改变,但是这些基于本发明的修正和改变仍在本发明的权利要求保护范围之内。The foregoing embodiments have specifically described and demonstrated the technical methods and implementation effects of the present invention. For those skilled in the art, after understanding the content and principles of the present invention, they can Next, various amendments and changes in form and details are made according to the method of the present invention, but these amendments and changes based on the present invention are still within the protection scope of the claims of the present invention.

Claims (10)

1. AlGaN/GaN heterojunction structure on a silicon substrate, it is characterised in that include the most successively on silicon substrate (1) AlN nucleating layer (2), AlxGa1-xN cushion (3), AlN/GaN super-lattice buffer layer (4), GaN channel layer (5), AlGaN potential barrier Layer (6) and GaN cap (7).
AlGaN/GaN heterojunction structure on a kind of silicon substrate the most according to claim 1, it is characterised in that described AlN nucleation The thickness of layer (2) is 100~250nm.
AlGaN/GaN heterojunction structure on a kind of silicon substrate the most according to claim 1, it is characterised in that described AlxGa1- The thickness of xN cushion (3) is 300~1200nm, and the Al component of described AlxGa1-xN cushion (3) is successively decreased change from bottom to top Changing, the value of X is 0.7~0.3.
AlGaN/GaN heterojunction structure on a kind of silicon substrate the most according to claim 1, it is characterised in that described GaN raceway groove The thickness of layer (5) is 0.5~1.5 μm.
5. the growing method of AlGaN/GaN heterojunction structure on a silicon substrate, it is characterised in that on silicon substrate (1) from lower and On growing AIN nucleating layer (2), AlxGa1-xN cushion (3), AlN/GaN super-lattice buffer layer (4), GaN channel layer successively (5), AlGaN potential barrier (6) and GaN cap (7).
The growing method of AlGaN/GaN heterojunction structure on a kind of silicon substrate the most according to claim 5, it is characterised in that In the forward direction reative cell of growing AIN nucleating layer (2), it is passed through ammonia, surface of silicon is carried out nitrogen treatment, wherein at nitridation The ammonia flow velocity of reason is 5~10L/min, and temperature is 850~950 DEG C, and the nitrogen treatment persistent period is 10~20s.
The growing method of AlGaN/GaN heterojunction structure on a kind of silicon substrate the most according to claim 5, it is characterised in that The thickness of described AlN nucleating layer (2) is 100~250nm, and during growth, in reative cell, the mol ratio of ammonia and trimethyl aluminium is 2000 ~4000, growth temperature is 950~1050 DEG C.
The growing method of AlGaN/GaN heterojunction structure on a kind of silicon substrate the most according to claim 5, it is characterised in that The thickness of described AlxGa1-xN cushion (3) is 300~1200nm, and growth temperature is 1000~1100 DEG C, wherein AlxGa1- The Al molar constituent of xN cushion (3) is successively decreased change from bottom to top, and the value of X is 0.7~0.3.
The growing method of AlGaN/GaN heterojunction structure on a kind of silicon substrate the most according to claim 5, it is characterised in that The growth temperature of described AlN/GaN super-lattice buffer layer (4) is 1000~1100 DEG C, grows 10~100 cycles, each cycle The thickness of middle AlN is 3~6nm, and the thickness of GaN is 18~28nm.
The growing method of AlGaN/GaN heterojunction structure on a kind of silicon substrate the most according to claim 5, it is characterised in that The growth temperature of described GaN channel layer (5) is 1000~1100 DEG C, and thickness is 0.5~1.5 μm.
CN201610515621.2A 2016-06-30 2016-06-30 AlGaN/GaN heterojunction structure and growing method thereof on a kind of silicon substrate Pending CN106098749A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610515621.2A CN106098749A (en) 2016-06-30 2016-06-30 AlGaN/GaN heterojunction structure and growing method thereof on a kind of silicon substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610515621.2A CN106098749A (en) 2016-06-30 2016-06-30 AlGaN/GaN heterojunction structure and growing method thereof on a kind of silicon substrate

Publications (1)

Publication Number Publication Date
CN106098749A true CN106098749A (en) 2016-11-09

Family

ID=57213505

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610515621.2A Pending CN106098749A (en) 2016-06-30 2016-06-30 AlGaN/GaN heterojunction structure and growing method thereof on a kind of silicon substrate

Country Status (1)

Country Link
CN (1) CN106098749A (en)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108120752A (en) * 2017-12-26 2018-06-05 中山大学 A kind of sensor chip and preparation method with air bridges reference electrode light-shielding structure
CN109638066A (en) * 2018-11-28 2019-04-16 中国科学院半导体研究所 Double heterojunction HEMT containing content gradually variational high resistance buffer layer and preparation method thereof
CN110379854A (en) * 2019-07-26 2019-10-25 同辉电子科技股份有限公司 A kind of epitaxy of gallium nitride technology suitable for power device
CN111009599A (en) * 2020-01-02 2020-04-14 江西乾照光电有限公司 LED epitaxial wafer and preparation method thereof
CN111052307A (en) * 2017-08-28 2020-04-21 硅电子股份公司 Heteroepitaxial wafer and method for manufacturing a heteroepitaxial wafer
CN111477535A (en) * 2019-12-31 2020-07-31 厦门市三安集成电路有限公司 Composite silicon substrate and preparation method and application thereof
CN111682093A (en) * 2020-06-16 2020-09-18 璨隆科技发展有限公司 A kind of gallium nitride epitaxial chip and preparation method thereof
CN112670164A (en) * 2020-12-24 2021-04-16 南京百识电子科技有限公司 Growth method of gallium nitride epitaxial bottom superlattice
CN114038963A (en) * 2021-02-10 2022-02-11 重庆康佳光电技术研究院有限公司 Epitaxial structure, light-emitting device and method for fabricating the epitaxial structure
WO2022170564A1 (en) * 2021-02-10 2022-08-18 重庆康佳光电技术研究院有限公司 Epitaxial structure, light-emitting device, and method for manufacturing epitaxial structure
CN115207083A (en) * 2022-05-23 2022-10-18 华灿光电(苏州)有限公司 Epitaxial structure of radio frequency device with improved stress mismatch and preparation method thereof
CN115424927A (en) * 2022-08-04 2022-12-02 河源市众拓光电科技有限公司 GaN HEMTs for resisting irradiation and preparation method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110001127A1 (en) * 2007-12-27 2011-01-06 Dowa Electronics Materials Co., Ltd. Semiconductor material, method of making the same, and semiconductor device
CN104054166A (en) * 2012-01-16 2014-09-17 夏普株式会社 Epitaxial Wafers for Heterojunction Field Effect Transistors
CN104201196A (en) * 2014-08-13 2014-12-10 中国电子科技集团公司第五十五研究所 Si (Silicon)-base III nitride epitaxial wafer without microcracks in surface

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110001127A1 (en) * 2007-12-27 2011-01-06 Dowa Electronics Materials Co., Ltd. Semiconductor material, method of making the same, and semiconductor device
CN104054166A (en) * 2012-01-16 2014-09-17 夏普株式会社 Epitaxial Wafers for Heterojunction Field Effect Transistors
CN104201196A (en) * 2014-08-13 2014-12-10 中国电子科技集团公司第五十五研究所 Si (Silicon)-base III nitride epitaxial wafer without microcracks in surface

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111052307A (en) * 2017-08-28 2020-04-21 硅电子股份公司 Heteroepitaxial wafer and method for manufacturing a heteroepitaxial wafer
CN111052307B (en) * 2017-08-28 2023-10-03 硅电子股份公司 Heteroepitaxial wafer and method for manufacturing heteroepitaxial wafer
CN108120752A (en) * 2017-12-26 2018-06-05 中山大学 A kind of sensor chip and preparation method with air bridges reference electrode light-shielding structure
CN108120752B (en) * 2017-12-26 2023-11-24 中山大学 A sensor chip with an air bridge reference electrode light-shielding structure and its preparation method
CN109638066A (en) * 2018-11-28 2019-04-16 中国科学院半导体研究所 Double heterojunction HEMT containing content gradually variational high resistance buffer layer and preparation method thereof
CN110379854A (en) * 2019-07-26 2019-10-25 同辉电子科技股份有限公司 A kind of epitaxy of gallium nitride technology suitable for power device
CN111477535A (en) * 2019-12-31 2020-07-31 厦门市三安集成电路有限公司 Composite silicon substrate and preparation method and application thereof
CN111009599A (en) * 2020-01-02 2020-04-14 江西乾照光电有限公司 LED epitaxial wafer and preparation method thereof
CN111009599B (en) * 2020-01-02 2025-04-29 江西乾照光电有限公司 LED epitaxial wafer and preparation method thereof
CN111682093A (en) * 2020-06-16 2020-09-18 璨隆科技发展有限公司 A kind of gallium nitride epitaxial chip and preparation method thereof
CN112670164B (en) * 2020-12-24 2023-01-24 南京百识电子科技有限公司 Growth method of superlattice on epitaxial bottom layer of gallium nitride
CN112670164A (en) * 2020-12-24 2021-04-16 南京百识电子科技有限公司 Growth method of gallium nitride epitaxial bottom superlattice
CN114038963A (en) * 2021-02-10 2022-02-11 重庆康佳光电技术研究院有限公司 Epitaxial structure, light-emitting device and method for fabricating the epitaxial structure
CN114038963B (en) * 2021-02-10 2022-11-29 重庆康佳光电技术研究院有限公司 Epitaxial structure, light-emitting device and manufacturing method of epitaxial structure
WO2022170564A1 (en) * 2021-02-10 2022-08-18 重庆康佳光电技术研究院有限公司 Epitaxial structure, light-emitting device, and method for manufacturing epitaxial structure
CN115207083A (en) * 2022-05-23 2022-10-18 华灿光电(苏州)有限公司 Epitaxial structure of radio frequency device with improved stress mismatch and preparation method thereof
CN115207083B (en) * 2022-05-23 2025-10-03 京东方华灿光电(苏州)有限公司 Epitaxial structure of radio frequency device with improved stress mismatch and preparation method thereof
CN115424927A (en) * 2022-08-04 2022-12-02 河源市众拓光电科技有限公司 GaN HEMTs for resisting irradiation and preparation method thereof

Similar Documents

Publication Publication Date Title
CN106098749A (en) AlGaN/GaN heterojunction structure and growing method thereof on a kind of silicon substrate
CN104409319B (en) The preparation method of high-quality GaN cushion is grown on a kind of graphene-based bottom
CN109065438B (en) Preparation method of AlN thin film
WO2019218581A1 (en) Gallium oxide film based on sapphire substrate, method of growing the same, and use thereof
CN112670161B (en) A low thermal resistance gallium nitride high electron mobility transistor epitaxial material preparation method
CN104201196B (en) The non-microcracked Si base group III-nitride epitaxial wafers in surface
US9147734B2 (en) High quality GaN high-voltage HFETs on silicon
CN111681947B (en) Epitaxial method for reducing stacking fault defects of epitaxial wafer and application thereof
CN111739791B (en) Epitaxial structure and preparation method of gallium nitride material
CN110034174A (en) High electron mobility transistor epitaxial wafer and preparation method thereof
EP3940123A1 (en) Nitride semiconductor substrate
WO2023087543A1 (en) Epitaxial structure of n-polar gan/algan heterojunction and preparation method therefor
CN112242459B (en) A kind of AlGaN thin film with in-situ SiN dislocation annihilation layer and its epitaxial growth method
CN114023646B (en) High-resistance GaN-based HEMT device and preparation method thereof
KR20240069717A (en) Manufacturing method of heteroepitaxial wafer
JP5378128B2 (en) Epitaxial substrate for electronic device and epitaxial substrate for group III nitride electronic device
CN112687525B (en) A kind of epitaxy method to improve the crystal quality of ultra-thin gallium nitride field effect transistor
CN104979377A (en) III nitride/foreign substrate composite template and preparation method thereof
CN105679650B (en) Method for preparing high-mobility AlGaN/GaN electronic power device on Si substrate
CN116646248B (en) Epitaxial wafer preparation method, epitaxial wafer thereof and high-electron mobility transistor
CN106684139B (en) GaN epitaxial structure based on Si substrate and preparation method thereof
TWI547585B (en) Method for growing aluminum indium nitride thin film
CN103255389A (en) Method for epitaxial growth of III nitride semiconductor material on silicon substrate
CN117374100A (en) Gallium nitride material epitaxial structure based on silicon substrate and preparation method thereof
CN117878138A (en) Silicon carbide semiconductor epitaxial wafer and preparation method thereof, and silicon carbide semiconductor device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20161109