WO2025225009A1 - Time synchronization device, time synchronization system, time synchronization method, and program - Google Patents

Abstract

This time synchronization device is provided with: an internal clock and a slave clock; a frequency synchronization unit that synchronizes the frequency of the internal clock with the frequency of the master clock of a time master apparatus; a downlink time difference convergence unit that converges a downlink time difference which is the time difference between a packet transmission time from the time master apparatus and a packet reception time stamped by the internal clock; an uplink time difference convergence unit that converges an uplink time difference which is the time difference between a packet transmission time stamped by the internal clock and a packet reception time at the time master apparatus; and a time synchronization unit that synchronizes the time of the slave clock with the time of the master clock on the basis of the convergence result of the downlink time difference and the convergence result of the uplink time difference.

Description

Time synchronization device, time synchronization system, time synchronization method and program

This disclosure relates to a time synchronization device, a time synchronization system, a time synchronization method, and a program.

IEEE (Institute of Electrical and Electronics Engineers) 1588-2008 (IEEE1588v2), which defines the Precision Time Protocol (PTP), is known as a protocol for synchronizing time between devices. Related technology, for example, Patent Document 1, describes a technology for achieving high-precision time synchronization in a time synchronization device that uses PTP without using synchronous Ethernet signals (SyncE).

Patent No. 6198075

Related technologies such as Patent Document 1 use a time synchronization protocol that conforms to IEEE 1588-2008, but IEEE 1588-2008 assumes that the upstream delay (STMD; Slave to Master Delay) and downstream delay (MTSD; Master to Slave Delay) are the same. Therefore, if there is a difference between the upstream delay and downstream delay, that difference will appear as the time difference between the master clock and slave clock.

In light of these issues, one of the objectives of this disclosure is to provide a time synchronization device, time synchronization system, time synchronization method, and program that can reduce the time difference between a master clock and a slave clock.

A time synchronization device according to one aspect of the present disclosure comprises an internal clock and a slave clock, frequency synchronization means for synchronizing the frequency of the internal clock with the frequency of the master clock of a time master device, downstream time difference convergence means for converging a downstream time difference, which is the time difference between the packet transmission time from the time master device and the packet reception time stamped by the internal clock, upstream time difference convergence means for converging an upstream time difference, which is the time difference between the packet transmission time stamped by the internal clock and the packet reception time at the time master device, and time synchronization means for synchronizing the time of the slave clock with the time of the master clock based on the convergence results of the downstream time difference and the upstream time difference.

A time synchronization system according to one aspect of the present disclosure comprises an internal clock and a slave clock, frequency synchronization means for synchronizing the frequency of the internal clock with the frequency of the master clock of a time master device, downstream time difference convergence means for converging a downstream time difference, which is the time difference between the packet transmission time from the time master device and the packet reception time stamped by the internal clock, upstream time difference convergence means for converging an upstream time difference, which is the time difference between the packet transmission time stamped by the internal clock and the packet reception time at the time master device, and time synchronization means for synchronizing the time of the slave clock with the time of the master clock based on the convergence results of the downstream time difference and the upstream time difference.

A time synchronization method according to one aspect of the present disclosure synchronizes the frequency of an internal clock with the frequency of a master clock in a time master device, converges a downstream time difference, which is the time difference between the packet transmission time from the time master device and the packet reception time stamped by the internal clock, converges an upstream time difference, which is the time difference between the packet transmission time stamped by the internal clock and the packet reception time at the time master device, and synchronizes the time of a slave clock with the time of the master clock based on the convergence results of the downstream time difference and the upstream time difference.

A program according to one aspect of the present disclosure causes a computer to execute the following processes: synchronize the frequency of an internal clock with the frequency of a master clock in a time master device; converge a downstream time difference, which is the time difference between the packet transmission time from the time master device and the packet reception time stamped by the internal clock; converge an upstream time difference, which is the time difference between the packet transmission time stamped by the internal clock and the packet reception time at the time master device; and synchronize the time of a slave clock with the time of the master clock based on the convergence results of the downstream time difference and the upstream time difference.

According to this disclosure, it is possible to reduce the time difference between the master clock and the slave clock.

FIG. 1 is a configuration diagram illustrating an example of the configuration of a time synchronization device according to a basic example. FIG. 10 is a diagram illustrating a configuration example of a PTP frequency synchronization unit according to a basic example. FIG. 10 is a configuration diagram showing an example of the configuration of a packet filter processing unit according to the basic example. FIG. 10 is a configuration diagram showing an example of the configuration of a PTP time synchronization unit according to the basic example. 1 is a configuration diagram illustrating an example of the configuration of a time synchronization device according to some embodiments. 1 is a flowchart illustrating an example of a time synchronization method according to some embodiments. 10 is a flowchart illustrating an example of the operation of a time slave device according to some embodiments. 1 is a configuration diagram illustrating an example of the configuration of a time synchronization system according to some embodiments. FIG. 2 illustrates the relationship between clocks of a time master device and a time slave device according to some embodiments. 6 is a graph illustrating example performance results of an MTSD servo and an STMD servo according to some embodiments. 10 is a graph illustrating another example of the operational results of an MTSD servo and an STMD servo according to some embodiments. 1 is a timing chart illustrating an example of timing between a time master device and a time slave device according to some embodiments. FIG. 1 is a diagram illustrating an example configuration of a PDV filter according to some embodiments. FIG. 1 is a diagram illustrating an example configuration of an MTSD servo according to some embodiments. FIG. 1 is a diagram illustrating an example configuration of an STMD servo according to some embodiments. FIG. 1 is a diagram illustrating an example of the hardware configuration of a computer according to some embodiments.

The following describes the embodiments with reference to the drawings. In each drawing, the same elements are given the same reference numerals, and duplicate explanations will be omitted as necessary. Note that the arrows shown in each drawing are for illustrative purposes only and do not limit the type or direction of signals.

(Basic example)
First, a basic example that forms the basis of the embodiment will be described.

Figure 1 shows an example configuration of a time synchronization device 500 according to a basic example. The time synchronization device 500 is a time slave device that performs time synchronization with a time master device using PTP.

In PTP, t1 packets (Sync Message), t2 packets (Follow-up Message), t3 packets (Delay Request Message), and t4 packets (Delay Response Message) are sent and received between the time master device and the time slave device, and the times at which these packets are sent and received are used. The downstream delay time (MTSD) is calculated from the difference between the time (t1) when the time master device sends the t1 packet and the time (t2) when the time slave device receives the t1 packet, and the upstream delay time (STMD) is calculated from the difference between the time (t3) when the time slave device sends the t3 packet and the time (t4) when the time master device receives the t3 packet, and time synchronization is performed based on these respective delay times.

The basic example is based on Patent Document 1 and has an internal clock that is frequency-synchronized with the time master device on the sending side, and although there is a time offset with the sending clock, it is used under conditions where frequency synchronization is established. Therefore, even if input and output packets are time-stamped using the internal clock, delays cannot be determined, but it is possible to determine whether the packet arrival time is earlier or later than the previous value.

In the example of Figure 1, the time synchronization device 500 includes a PTP frequency synchronization unit 600, a packet filter processing unit 700, and a PTP time synchronization unit 800.

The PTP frequency synchronization unit 600 is a PTP frequency servo that performs frequency synchronization with the time master device. Figure 2 shows an example configuration of the PTP frequency synchronization unit 600.

In the example of Figure 2, the PTP frequency synchronization unit 600 includes a t2' packet time stamping unit 610, a phase comparator (PD; Phase Detector) 620, an IIR (Infinite Impulse Response) filter 630, a PI (Phase Interpolation) controller 640, and an internal clock 650.

The PTP frequency synchronization unit 600 uses a phase comparator 620, an IIR filter 630, and a PI controller 640 to control the operation of the internal clock 650 with a PLL (Phase Locked Loop) so that the time difference (t2' - t1) between the packet transmission time (t1) from the time master device and the packet reception time (t2') stamped by the t2' packet stamping unit 610 using the internal clock 650 remains constant. In other words, the PTP frequency synchronization unit 600 synchronizes the frequency of the output signal (time) of the internal clock 650 with the frequency of the output signal (time) of the time master device.

The packet filter processing unit 700 constitutes a packet delay variation (PDV) filter that uses the time of the frequency-synchronized internal clock 650 to determine packet delay variation. Note that the PTP frequency synchronization unit 600, packet filter processing unit 700, and PTP time synchronization unit 800 are sometimes collectively referred to as the PDV filter. Figure 3 shows an example configuration of the packet filter processing unit 700.

In the example of FIG. 3, the packet filter processing unit 700 includes a t1 packet receiving unit 710, a Follow-up Message (t2 packet) receiving unit 711, a t3 packet transmitting unit 712, a t4 packet receiving unit 713, a t2' packet stamping unit 730, a t2'-t1 calculation unit 731, a t2'-t1 shortest time search and holding unit 732, a t2'-t1 correction unit 733, a t1 correction value update unit 734, a t3' packet stamping unit 740, a t4-t3' calculation unit 741, a t4-t3' shortest time search and holding unit 742, a t4-t3' correction unit 743, and a t4 correction value update unit 744.

The packet filter processing unit 700 corrects the packet transmission time (t1) based on the shortest time difference (t2'-t1; MTSD') between the packet transmission time (t1) from the time master device and the packet reception time (t2') stamped by the t2' packet stamping unit 730 using the internal clock 650. Specifically, the t2'-t1 shortest time search and hold unit 732 searches for the shortest time from the time difference (t2'-t1) calculated by the t2'-t1 calculation unit 731 and holds it. The t2'-t1 shortest time search and hold unit 732 separates and outputs the held shortest time (min PDV) and other times (other min PDV). The t2'-t1 correction unit 733 generates a correction value for the downstream time based on the results of the t2'-t1 shortest time search and hold unit 732. The t2'-t1 correction unit 733 calculates a correction value from the difference between the shortest time (min PDV) and the time other than the shortest time (other min PDV) of the time difference (t2'-t1). The t1 correction value update unit 734 adds this correction value to the Correction Field of the t1 packet.

The packet filter processing unit 700 also corrects the packet reception time (t4) based on the shortest time difference (t4-t3'; STMD') between the packet transmission time (t3') stamped by the t3' packet stamping unit 740 using the internal clock 650 and the packet reception time (t4) at the time master device. Specifically, the t4-t3' shortest time search and hold unit 742 searches for the shortest time from the time difference (t4-t3') calculated by the t4-t3' calculation unit 741 and holds it. The t4-t3' shortest time search and hold unit 742 separates and outputs the held shortest time (min PDV) and other times (other min PDV). The t4-t3' correction unit 743 generates a correction value for the uplink time based on the results of the t4-t3' shortest time search and hold unit 742. The t4-t3' correction unit 743 calculates a correction value from the difference between the shortest time (min PDV) and the time other than the shortest time (other min PDV) of the time difference (t4-t3'). The t4 correction value update unit 744 adds this correction value to the Correction Field of the t4 packet.

The PTP time synchronization unit 800 is a PTP time servo that performs time synchronization with the time master device. Figure 4 shows an example configuration of the PTP time synchronization unit 800.

In the example of Figure 4, the PTP time synchronization unit 800 includes an OCXO (Oven Controlled Crystal Oscillator) 810, a slave clock 820, a t2 packet time-stamping unit 830, a t2-t1 calculation unit 831, a t3 packet time-stamping unit 832, a t4-t3 calculation unit 833, a complementation unit 834, an adder 835, and a PI controller 836.

The PTP time synchronization unit 800 calculates the downstream delay time (t2-t1; MTSD) from the packet transmission time (t1) corrected by the packet filter processing unit 700 and the packet reception time (t2) stamped by the slave clock 820 by the t2 packet stamping unit 830, and calculates the upstream delay time (t4-t3; STMD) from the packet transmission time (t3) stamped by the slave clock 820 by the t3 packet stamping unit 832 and the packet reception time (t4) corrected by the packet filter processing unit 700.The complementation unit 834, adder 835, and PI controller 836 PLL-control the operation of the slave clock 820 so that the downstream delay time (t4-t3) and the upstream delay time (t2-t1) are equal. In other words, the PTP time synchronization unit 800 synchronizes the output signal (time) of the slave clock 820 with the output signal (time) of the time master device.

In this way, in the basic example, frequency synchronization is performed before time synchronization, and an internal clock is generated from the reproduced frequency. This internal clock then stamps the packet arrival time (t2') and packet transmission time (t3'). Using the shortest MTSD' and STMD' times as the basis, the difference between MTSD' and STMD' calculated from t2' and t3' of each packet sent is stored in the Correction Field area of IEEE 1588-2008, and time synchronization is performed using the shortest delay time.

As in the basic example, the relevant time synchronization method uses a time synchronization protocol conforming to IEEE 1588-2008. However, IEEE 1588-2008 is a protocol that assumes that the upstream and downstream delays are identical. Therefore, if there is a difference between the upstream and downstream delays, that difference will appear as a time difference. Strictly speaking, the time will deteriorate by half a minute of the delay difference. Currently, international recommendations define time correction using Assisted Partial Timing, which uses absolute time such as GNSS (Global Navigation Satellite System), but using GNSS is not easy to implement in terms of functionality, operation, and security. Furthermore, since the problem of delay differences cannot be avoided even with protocols other than IEEE 1588, devising a new protocol would be extremely difficult.

Therefore, in this embodiment, based on the configuration of the basic example, we solve the problem of time correction when the upstream delay and downstream delay are asymmetric, making it possible to suppress the time difference between the master clock and slave clock to zero.

(Embodiment 1)
Next, a first embodiment will be described. In this embodiment, an outline of several embodiments will be described.

Figure 5 shows an example configuration of a time synchronization device 10 according to some embodiments. The time synchronization device 10 is a time slave device (time slave device) that performs time synchronization with a time master device (time master device). The time synchronization device 10 may be a wireless time synchronization device that performs wireless communication with the time master device, or a wired time synchronization device that performs wired communication with the time master device.

In the example of FIG. 5, the time synchronization device 10 includes an internal clock 11, a slave clock 12, a frequency synchronization unit 13, a downstream time difference convergence unit 14, an upstream time difference convergence unit 15, and a time synchronization unit 16. For example, the internal clock 11 is included in the frequency synchronization unit 13. The slave clock 12 is included in the time synchronization unit 16.

The frequency synchronization unit 13 synchronizes the frequency of the internal clock with the frequency of the master clock of the time master device. For example, the frequency synchronization unit 13 corresponds to the PTP frequency synchronization unit 600.

The downstream time difference convergence unit 14 converges the downstream time difference, which is the time difference (MTSD') between the packet transmission time from the time master device and the packet reception time stamped by the internal clock 11. For example, the downstream time difference convergence unit 14 may acquire the time difference from the packet filter processing unit 700. The downstream time difference convergence unit 14 may converge the downstream time difference based on the provisional upstream time difference and the repeatedly measured downstream time difference. For example, the downstream time difference convergence unit 14 may be configured as a time servo and include a clock for downstream time difference convergence, a measurement unit that measures the downstream time difference, and a comparison unit that controls the clock for downstream time difference convergence depending on the comparison result between the provisional upstream time difference and the measured downstream time difference.

The upstream time difference convergence unit 15 converges the upstream time difference, which is the time difference (STMD') between the packet transmission time stamped by the internal clock 11 and the packet reception time at the time master device. The upstream time difference convergence unit 15 may acquire the time difference from the packet filter processing unit 700. The upstream time difference convergence unit 15 may converge the upstream time difference based on the provisional downstream time difference and the repeatedly measured upstream time difference. For example, the upstream time difference convergence unit 15 may be configured as a time servo and include a clock for upstream time difference convergence, a measurement unit that measures the upstream time difference, and a comparison unit that controls the clock for upstream time difference convergence depending on the comparison result between the provisional downstream time difference and the measured upstream time difference.

The time synchronization unit 16 synchronizes the time of the slave clock 12 with the time of the master clock based on the convergence result of the downstream time difference by the downstream time difference convergence unit 14 and the convergence result of the upstream time difference by the upstream time difference convergence unit 15. For example, the time synchronization unit 16 corresponds to the PTP time synchronization unit 800.

The time synchronization device 10 may also be equipped with a calculation unit that calculates a time correction value based on the convergence result of the downlink time difference and the convergence result of the uplink time difference. In this case, the time synchronization unit 16 may synchronize the time of the slave clock with the time of the master clock based on the calculated time correction value. The calculation unit may calculate the time difference between the master clock and the internal clock by adding half of the convergence result of the downlink time difference and half of the convergence result of the uplink time difference, and calculate the time correction value based on this time difference. The calculation unit may calculate the downlink delay time based on the time difference between the master clock and the internal clock and the downlink time difference, calculate the uplink delay time based on the time difference between the master clock and the internal clock and the uplink time difference, and calculate the time correction value based on the downlink delay time and the uplink delay time. For example, the time synchronization unit 16 may use a time correction value to correct either the time difference between the packet transmission time from the time master device and the packet reception time stamped by the slave clock, or the time difference between the packet transmission time stamped by the slave clock and the packet reception time at the time master device, and synchronize the time of the slave clock with the time of the master clock.

Note that each unit in the time synchronization device 10 may be included in one device or multiple devices, or may be included in a time synchronization system including one device or multiple devices. That is, the time synchronization system may include the internal clock 11, slave clock 12, frequency synchronization unit 13, downstream time difference convergence unit 14, upstream time difference convergence unit 15, and time synchronization unit 16. The units in the time synchronization device 10 may also be distributed. For example, the time synchronization device 10 may include the internal clock 11, slave clock 12, frequency synchronization unit 13, and time synchronization unit 16, and another device may include the downstream time difference convergence unit 14 and upstream time difference convergence unit 15.

FIG. 6 shows an example of a time synchronization method according to some embodiments. For example, the time synchronization method according to some embodiments is performed by the time synchronization device 10 of FIG. 5.

In the example of FIG. 6, first, the frequency synchronization unit 13 synchronizes the frequency of the internal clock 11 with the frequency of the clock of the time master device. (S11) For example, the frequency synchronization unit 13 performs frequency synchronization with the time master device in the same way as the PTP frequency synchronization unit 600.

Next, the downstream time difference convergence unit 14 converges the downstream time difference, which is the time difference (MTSD') between the packet transmission time from the time master device and the packet reception time stamped by the internal clock 11 (S12). For example, the downstream time difference convergence unit 14 converges the downstream time difference through time servo operation based on the provisional upstream time difference and the repeatedly measured downstream time difference.

Next, the upstream time difference convergence unit 15 converges the upstream time difference, which is the time difference (STMD') between the packet transmission time stamped by the internal clock 11 and the packet reception time at the time master device (S13). For example, the upstream time difference convergence unit 15 converges the upstream time difference through time servo operation based on the provisional downstream time difference and the repeatedly measured upstream time difference.

Next, the time synchronization unit 16 synchronizes the time of the slave clock 12 with the time of the master clock based on the convergence results of the downstream time difference and the upstream time difference (S14). For example, the time synchronization unit 16 synchronizes the time of the slave clock 12 with the time of the master clock using a time correction value based on the convergence results of the downstream time difference and the upstream time difference.

As described above, in this embodiment, in a time synchronization device based on the configuration of the basic example, the downstream time difference (MTSD') and the upstream time difference (STMD') are converged, and time synchronization is performed based on the convergence results. This makes it possible to reduce the time difference between the master clock and slave clock. In other words, the actual delay can be determined from the convergence results of MTSD' and STMD', and time synchronization is performed using a time correction value based on the actual delay, making it possible to reduce the time difference between the master clock and slave clock to zero.

(Embodiment 2)
Next, a second embodiment will be described. In this embodiment, a specific example of the first embodiment will be described.

<Example of operation>
First, an example of the operation of the time slave device 100 according to some embodiments will be described. Fig. 7 shows an example of the operation of the time slave device 100. Fig. 8 shows an example of the configuration of a time synchronization system 1 including the time slave device 100. For example, the time synchronization system 1 includes a time slave device 100 and a time master device 200. The time slave device 100 includes a PDV filter 110, an MTSD servo 120, an STMD servo 130, and a correction value calculation unit 140. Each component will be described later. The PDV filter 110 has the same configuration as in the basic example.

In the example of Figure 7, the time slave device 100 provisionally loads the internal clock 650 with a t1 packet (S101). First, the t1 packet receiver 710 receives a t1 packet from the time master device 200 and sets the time (timestamp) of the received t1 packet in the internal clock 650.

Next, the time slave device 100 operates the PDV filter 110 and obtains provisional MTSD' and STMD' (provisional PDV values) (S102). The t2'-t1 shortest time search and hold unit 732 and the t4-t3' shortest time search and hold unit 742 select the shortest provisional MTSD' and STMD' values from the MTSD' and STMD' calculated by the t2'-t1 calculation unit 731 and the t4-t3' calculation unit 741. For example, the initial values of provisional MTSD' and STMD' may be the values calculated initially, or the shortest times within a specified period of time. The t2'-t1 shortest time search and hold unit 732 and the t4-t3' shortest time search and hold unit 742 hold the selected provisional MTSD' and STMD'. The packet filter processing unit 700 determines the MTSD correction value and the STMD correction value using the retained provisional MTSD' and STMD' as the shortest time. The PTP time synchronization unit 800 performs time synchronization using the MTSD correction value and the STMD correction value.

Next, the time slave device 100 waits until the PTP time servo is synchronized (S103). The time slave device 100 waits until time synchronization is stable in order to start operation of the MTSD servo 120 and STMD servo 130. For example, it may wait until the proportional term of the transfer function in the PLL control of the PTP time servo (PTP time synchronization unit 800) becomes zero. For example, the time slave device 100 may have a memory unit that stores a synchronization flag, and may set the synchronization flag to on when the PTP time servo is synchronized.

Next, the time slave device 100 passes the provisional MTSD' and STMD' to the MTSD servo 120 and STMD servo 130 (S104). After the PTP time servo is synchronized (e.g., after the synchronization flag is turned on), the t2'-t1 shortest time search and hold unit 732 and the t4-t3' shortest time search and hold unit 742 output the retained provisional MTSD' and STMD' to the MTSD servo 120 and STMD servo 130.

Next, the time slave device 100 operates the MTSD servo 120 (S105). When the provisional MTSD' and STMD' are given in S104, the true MTSD' can be determined from the provisional MTSD' by servo operation. For this reason, the MTSD servo 120 performs one-way time servo operation based on the actually measured MTSD' and the acquired provisional STMD'. The MTSD servo 120 outputs the converged result (PDVmtsd) from the time servo operation to the correction value calculation unit 140. Because the convergence result of the MTSD servo 120 includes half of the internal clock, the correction value calculation unit 140 holds half of the convergence result.

Next, the time slave device 100 operates the STMD servo 130 (S106). When the provisional MTSD' and STMD' are given in S104, the original STMD' can be determined from the provisional STMD' by servo operation. For this reason, the STMD servo 130 performs one-way time servo operation based on the actually measured STMD' and the acquired provisional MTSD'. Note that while two-way time servo processing is also possible, one-way processing is preferable considering the implementation scale and processing speed. The STMD servo 130 outputs the converged result (PDVstmd) from the time servo operation to the correction value calculation unit 140. Because the converged result from the STMD servo 130 includes half of the internal clock, the correction value calculation unit 140 holds half of the converged result.

Next, the time slave device 100 calculates the true delay from the operation results of the MTSD servo 120 and STMD servo 130 (S107). The correction value calculation unit 140 adds the information about the MTSD servo 120 obtained in S105 (half of the convergence result) and the information about the STMD servo 130 obtained in S106 (half of the convergence result) to calculate the time difference between the master clock and the internal clock. The correction value calculation unit 140 calculates the true delay from the provisional MTSD' and STMD' obtained in S104 and the calculated time difference between the master clock and the internal clock.

Next, the time slave device 100 sets the Correction Field based on the calculated original delay (S108). The correction value calculation unit 140 outputs the calculated original delay as a correction value to the t1 correction value update unit 734 or the t4 correction value update unit 744. The t1 correction value update unit 734 or the t4 correction value update unit 744 adds the correction value to the Correction Field of the t1 packet or the t4 packet.

By performing the above process, the time difference between the master clock and slave clock can be reduced to zero. Basically, this process only needs to be performed once, but if this process is not performed periodically in case the master clock is changed or frequency synchronization cannot be achieved, the slave time may become out of sync. For this reason, the user can set a periodic processing time and perform the process in Figure 7 periodically.

<Specific examples>
Next, a specific example of a time synchronization method according to some embodiments will be described. Fig. 9 shows the relationship between the master clock of the time master device 200 and the internal clock of the time slave device 100. When a t1 packet is transmitted from the time master device 200 (time X of the master clock), it arrives at the time slave device 100 (time X' of the internal clock) after a certain delay. Here, when t2' is stamped by the internal clock and the time difference (MTSD' = PDVmtsd) is measured, the following relationship holds:
t2'=Delay+(X-X')=PDVmtsd...Formula (1)

X-X' is the time difference between the master clock and the internal clock. In other words, from equation (1), if the difference between the master clock (reference clock) and the internal clock is known, the actual delay can be determined. In this embodiment, this relationship is used to enable asymmetric delay correction.

To achieve this, time synchronization can be achieved using the PDVmtsd (MTSD') and PDVstmd (STMD') values obtained from the PDV filter 110. However, because the PDV value is a fixed value, it is not possible to generate a clock. Therefore, in this embodiment, as will be described later in Figures 14 and 15, time servos (MTSD servo 120 and STMD servo 130) are configured using the original delay and PDV value. This means that by setting one of the time servos to the PDV value and the other to the original delay, synchronization is achieved at half the time of the internal clock. By operating these time servos independently at MTSD and STMD, and then adding together the halves of the time, the time difference between the master clock and the slave internal clock can be determined.

Figure 10 shows an example of the operation results of the MTSD servo 120 and the STMD servo 130. The horizontal axis represents time, and the numbers represent the clock count values. Here, one count is 16 ms (i.e., 50 is 16 ms x 50 = 80 ms). In the example of Figure 10, the servo value of the MTSD servo 120 (the difference between the PDV value on the STMD side and the original delay on the MTSD side) converges to 13 μs. For example, in the MTSD servo 120, if the PDV value on the STMD side is "248" and the original delay on the MTSD side is "261", the servo value will be 13 μs. Furthermore, the servo value of the STMD servo 130 (the difference between the PDV value on the MTSD side and the original delay on the STMD side) converges to 7 μs. For example, in the STMD servo 130, if the PDV value on the MTSD side is "251" and the original delay on the STMD side is "258", the servo value will be 7 μs. In this case, the time difference between the master clock and the internal clock will be "10 μs", which is 1/2 of 13 + 7 = 20. This value appears as a numerical value within the servo, so there is no need to measure it on a waveform.

Figure 11 shows another example of the operation results of the MTSD servo 120 and STMD servo 130 (the horizontal axis is the same as in Figure 10). In the example of Figure 11, the servo value of the MTSD servo 120 converges to 18 μs. Also, the servo value of the STMD servo 130 converges to 12 μs. In this case, the time difference between the master clock and the internal clock is 15 μs, which is 1/2 of 18 + 12 = 30.

The timing chart in Figure 12 shows the timing when the MTSD side servo value (PDVmtsd) is 13 μs, the STMD side servo value (PDVstmd) is 7 μs, and the time difference between the master clock and the internal clock is 10 μs, as shown in the example in Figure 10.

In this embodiment, since the difference with the internal clock cannot be calculated when time is synchronized in both directions, the servos for both the MTSD and STMD operate in 1-way mode. In this case, the STMD side is in the opposite direction, so the actual delay appears to be in the positive direction. Therefore, once the time difference is known, the MTSD side adds the internal clock minutes (difference) and the STMD side subtracts the internal clock minutes (difference), thereby allowing the actual delay to be calculated.

For example, if the PDV value on the MTSD side is "251," and the difference between the master clock and the internal clock is "10," as shown in Figure 12, then the actual delay is "261." This value is known to the servo on the slave side, but is not actually expressed numerically. Similarly, if the PDV value on the STMD side is "248," and the difference between the master clock and the internal clock is "10," then the actual delay is "238." From the above, the time difference between the master and slave is 261 - 238 = 1/2 of 23, or "11.5 nanoseconds." By correcting this value using the Correction Field in PTP, the time difference between the master and slave can be reduced to "zero."

<Configuration example>
Next, a configuration example of a time synchronization system 1 according to several embodiments will be described. As shown in Fig. 8, the time synchronization system 1 includes a time slave device 100 and a time master device 200. The time synchronization system 1 is a system that performs time synchronization between the time slave device 100 and the time master device 200 using PTP. The time slave device 100 and the time master device 200 may be wireless communication devices capable of wireless communication, or may be wired communication devices capable of wired communication.

The time master device 200 is a time synchronization device that operates as a master in PTP time synchronization. The time master device 200 transmits and receives PTP packets to and from the time slave device 100 via a wireless transmission path or a wired transmission path.

The time slave device 100 is a time synchronization device that operates as a slave in PTP time synchronization. The time slave device 100 transmits and receives PTP packets to and from the time master device 200 via a wireless transmission path or a wired transmission path. The time slave device 100 comprises a PDV filter 110, an MTSD servo 120, an STMD servo 130, and a correction value calculation unit 140. Note that the MTSD servo 120, STMD servo 130, and correction value calculation unit 140 are not limited to being located inside the time slave device 100, but may also be located outside the time slave device 100. For example, the MTSD servo 120, STMD servo 130, and correction value calculation unit 140 may be located in a cloud-based computer system.

The PDV filter 110 is a time synchronization unit that includes a packet filter, similar to the basic example in Figure 1. As will be described later, the PDV filter 110, like the basic example, includes a PTP frequency synchronization unit 600, a packet filter processing unit 700, and a PTP time synchronization unit 800. The time slave device 100 includes three PTP time servos: the PTP time synchronization unit 800 of the PDV filter 110, an MTSD servo 120, and an STMD servo 130. The three time servos may be implemented independently, or one time servo may implement all three functions.

The PDV filter 110 loads the time of the t1 packet into the internal clock 650 and synchronizes the frequency of the internal clock 650 to the frequency of the time master device 200. The PDV filter 110 calculates the time difference (MTSD') between the packet transmission time (t1) from the time master device 200 and the packet reception time (t2') stamped by the internal clock 650, and stores the provisional MTSD' (provisional shortest time). It also calculates the time difference (STMD') between the packet transmission time (t3') stamped by the internal clock 650 and the packet reception time (t4) at the time master device 200, and stores the provisional STMD' (provisional shortest time). The PDV filter 110 outputs the provisional MTSD' and STMD' to the MTSD servo 120 and STMD servo 130. The PDV filter 110 acquires the correction value calculated by the correction value calculation unit 140, stores the acquired correction value in the Correction Field, and performs time synchronization with the time master device 200. The PDV filter 110 may output an OFM (Offset From Master) from the time of the time master device 200 and the time of the time slave device 100. Note that the time slave device 100 performs time correction using the PDV filter 110 itself, and is therefore completely independent of the physical layer (wired, wireless, etc.) of the PTP packet.

The MTSD servo 120 acquires the provisional MTSD' (PDVmtsd) and STMD' (PDVstmd) from the PDV filter 110 and converges the MTSD' through time servo operation. The MTSD servo 120 converges the MTSD' based on the provisional STMD' and the MTSD' that is actually measured repeatedly, and outputs the convergence result (PDVstmd) to the correction value calculation unit 140.

The STMD servo 130 acquires the provisional MTSD' (PDVmtsd) and STMD' (PDVstmd) from the PDV filter 110 and converges the STMD' through time servo operation. The STMD servo 130 converges the STMD' based on the provisional MTSD' and the STMD' that is actually measured repeatedly, and outputs the convergence result (PDVstmd) to the correction value calculation unit 140.

The correction value calculation unit 140 calculates the correction value used by the PDV filter 110 based on the convergence result of the MTSD' (PDVmtsd) obtained by the MTSD servo 120 and the convergence result of the STMD' (PDVstmd) obtained by the STMD servo 130. The correction value calculation unit 140 calculates the time difference between the master clock and the internal clock based on the acquired convergence results of the MTSD' and STMD', calculates the actual delay from that time difference, and calculates a correction value based on the actual delay.

FIG. 13 shows an example configuration of a PDV filter 110 according to some embodiments, and in particular shows an example configuration of the packet filter processing unit 700. As with the basic example in FIG. 1, the PDV filter 110 includes a PTP frequency synchronization unit 600, a packet filter processing unit 700, and a PTP time synchronization unit 800.

Note that the PTP frequency synchronization unit 600 has the same configuration as in Figure 2, and the PTP time synchronization unit 800 has the same configuration as in Figure 4. As mentioned above, the PTP frequency synchronization unit 600 and the PTP time synchronization unit 800 are each equipped with an internal clock 650 and a slave clock 820 as independent clocks (PTP Epoch Counters). The reason for having an independent clock is that each clock has a different purpose. As mentioned above, the internal clock 650 of the PTP frequency synchronization unit 600 is a clock used to determine the quality of received packets, and is generated based on the jitter- and wonder-free clean clock output from the OCXO 810. The slave clock 820 of the PTP time synchronization unit 800, as its name suggests, is a clock used to synchronize the time with the master time. The slave clock 820 is what is known as a time synchronization clock, and is the clock within the device.

In the example of Figure 13, the packet filter processing unit 700 has the same configuration as in Figure 3, but the outputs of the t2'-t1 shortest time search and hold unit 732 and the t4-t3' shortest time search and hold unit 742, and the inputs of the t1 correction value update unit 734 and the t4 correction value update unit 744 are different.

The basic operation of the packet filter processing unit 700 will be explained. First, in the downstream direction, the t1 packet receiving unit 710 receives a Sync message (t1 packet) from the time master device 200. The t2' packet stamping unit 730 stamps the time at which the t1 packet receiving unit 710 receives the t1 packet using the internal clock 650 generated by the PTP frequency synchronization unit 600, and sets this time as t2' time. The t2'-t1 calculation unit 731 obtains the t1 time from the Follow-up Message received by the Follow-up Message receiving unit 711, and calculates the difference between the stamped t2' time and the obtained t1 time (t2'-t1; MTSD').

Note that, since the explanation here is based on the 2-step (2-way) method that is common in IEEE 1588v2, the value obtained from the Follow-up Message by the Follow-up Message receiver 711, which is the actual time of t1, is used as the t1 time, but either the 1-step (1-way) method or the 2-step method may be used. The 1-step method is the same as the 2-step method, except that the t1 time information is included in the t1 packet.

The t2'-t1 calculation unit 731 outputs the calculated t2'-t1 (MTSD') to the t2'-t1 shortest time search and hold unit 732. The t2'-t1 shortest time search and hold unit 732 finds the shortest time from the time difference (t2'-t1) calculated by the t2'-t1 calculation unit 731 and holds the provisional MTSD' (shortest time). The t2'-t1 shortest time search and hold unit 732 separates the held shortest time (min PDV) from times other than the shortest (other min PDV; for example, the calculated MTSD'), and outputs these to the t2'-t1 correction unit 733. The t2'-t1 shortest time search and hold unit 732 also outputs the held provisional MTSD' to the MTSD servo 120 and STMD servo 130.

The t2'-t1 correction unit 733 (downstream time correction unit) calculates a correction value for MTSD based on the shortest MTSD' time (provisional MTSD') and times other than the shortest time output from the t2'-t1 shortest time search and hold unit 732. The t2'-t1 correction unit 733 uses the difference between the shortest MTSD' time (provisional MTSD') and times other than the shortest time as the correction value. The t1 correction value update unit 734 adds the correction value calculated by the t2'-t1 correction unit 733 to the Correction Field of the t1 packet. The t1 correction value update unit 734 also acquires the correction value calculated by the correction value calculation unit 140 and adds the acquired correction value to the Correction Field of the t1 packet.

In the upstream direction, just like in the downstream direction, the t3' packet stamping unit 740 stamps the transmission time of the t3 packet sent from the PTP time synchronization unit 800 using the internal clock 650 generated by the PTP frequency synchronization unit 600, and sets this time as the t3' time. The stamped t3' time is used only by the packet filter processing unit 700, and is not overwritten on the t3 time in the original t3 packet. For this reason, the t3 packet sending unit 712 sends the packet from the PTP time synchronization unit 800 as a Delay Request Message (t3 packet) to the time master device 200 as is.

The t4 packet receiver 713 receives the t4 (Delay Response Message) packet sent from the time master device 200. The t4-t3' calculation unit 741 obtains the t4 time from the t4 packet received by the t4 packet receiver 713, and calculates the difference between the obtained t4 time and the stamped t3' time (t4-t3'; STMD').

The t4-t3' calculation unit 741 outputs the calculated t4-t3' (STMD') to the t4-t3' shortest time search and hold unit 742. The t4-t3' shortest time search and hold unit 742 searches for the shortest time from the time difference (t4-t3') calculated by the t4-t3' calculation unit 741, and holds the provisional STMD' (shortest time). The t4-t3' shortest time search and hold unit 742 separates the held shortest time (min PDV) from times other than the shortest (other min PDV), and outputs these to the t4-t3' correction unit 743. The t4-t3' shortest time search and hold unit 742 also outputs the held provisional STMD' to the MTSD servo 120 and STMD servo 130.

The t4-t3' correction unit 743 (upstream time correction unit) calculates a correction value for the STMD based on the shortest time of STMD' (provisional STMD') and times other than the shortest time output from the t4-t3' shortest time search and hold unit 742. The t4-t3' correction unit 743 uses the difference between the shortest time of STMD' (provisional STMD') and times other than the shortest time as the correction value. The t4 correction value update unit 744 adds the correction value calculated by the t4-t3' correction unit 743 to the Correction Field of the t4 packet. The t4 correction value update unit 744 also acquires the correction value calculated by the correction value calculation unit 140 and adds the acquired correction value to the Correction Field of the t4 packet.

As explained above, by provisionally obtaining time packets and correcting the time based on those packets, it is possible to achieve time synchronization with a certain time difference.

Furthermore, from the above explanation, the t2' packet stamping unit 730 and t3' packet stamping unit 740 of the packet filter processing unit 700 require a clock that is frequency-synchronized with the time master device 200 and is jitter- and wander-free. The reason for this is that if frequency synchronization is not achieved, errors will occur in each stamped time, and if jitter or wander is present, the wrong time will be stamped even if frequency synchronization is achieved.

As with the basic example, by implementing a PTP frequency synchronization unit 600, frequency synchronization with the time master device and jitter- and wonder-free clock recovery are achieved. The configuration of the PTP frequency synchronization unit 600 is as shown in Figure 2.

The basic operation of the PTP frequency synchronization unit 600 will be explained. First, the t2' packet stamping unit 610 stamps the time when the t1 packet is received by the t1 packet receiving unit 710 using the internal clock 650, and sets this time as the t2' time. Next, the phase comparator 620 extracts the t1 time from the Follow-up Message received by the Follow-up Message receiving unit 711, and compares the t1 time with the t2' time (i.e., compares the phases). It can also be said that the phase comparator 620 compares the t1 time with the time (= phase) from a time counter (internal clock 650) made up of a DCO (Digital Oscillator). The differential signal resulting from this comparison is filtered by the IIR filter 630, which removes jitter and noise and creates a smoothed differential signal. This smoothed difference signal is then subjected to proportional and integral processing by the PI controller 640, and is output to the DCO in the internal clock 650 as a control signal that ultimately converges the difference signal to a constant value. This achieves frequency synchronization.

The master oscillator (clock CLK) for the DCO in the internal clock 650 is the external OCXO 810. The reason for using an OCXO is that by minimizing the frequency drift of the DCO, it is possible to lower the DC loop gain of the PTP frequency synchronization unit 600, allowing for the reproduction of a highly accurate clock. Why a DCO is used, why PI control is necessary, and the PI control method for the DCO are all the same as for a normal digital PLL.

Furthermore, the PTP time synchronization unit 800 has a general configuration for performing time synchronization using PTP. For example, the configuration of the PTP time synchronization unit 800 is as shown in Figure 4.

The basic operation of the PTP time synchronization unit 800 will be explained. First, a slave clock 820 is constructed based on the clock CLK of the OCXO 810, which is the reference oscillation source. The t2 packet stamping unit 830 stamps the time when the t1 packet receiving unit 710 receives the t1 packet using the slave clock 820, and sets this time as t2 time. After receiving the t1 packet, the t3 packet stamping unit 832 stamps the time when the t3 packet is transmitted using the slave clock 820, and sets this time as t3 time. The t3 packet stamping unit 832 inserts this time into the t3 packet, and transmits it from the t3 packet transmitting unit 712 to the time master device 200.

The t2-t1 calculation unit 831 obtains the t1 time from the Follow-up Message received by the Follow-up Message receiving unit 711, and calculates the difference between the stamped t2 time and the obtained t1 time (t2-t1; MTSD). At this time, the t2-t1 calculation unit 831 calculates the time difference using the Correction Field of the t1 packet updated by the packet filter processing unit 700.

The t4-t3 calculation unit 833 obtains the t4 time from the t4 packet received by the t4 packet receiving unit 713, and calculates the difference between the obtained t4 time and the stamped t3 time (t4-t3; STMD). At this time, the t4-t3 calculation unit 833 calculates the time difference using the Correction Field of the t4 packet updated by the packet filter processing unit 700.

In order to use PLL control to ensure that the values of t2 - t1 (MTSD) and t4 - t3 (STMD) are the same, the two's complement of STMD (-STMD) is calculated by complementation unit 834, and MTSD and -STMD are added by adder 835. The result of this addition is subjected to proportional and integral processing by PI controller 836, and the digital oscillator (DCO) in slave clock 820 is PLL controlled based on the phase (time) data generated by PI controller 836. This series of processes is known as time servo processing in PTP.

FIG. 14 shows an example configuration of an MTSD servo 120 according to some embodiments. In the example of FIG. 14, the MTSD servo 120 includes an STMD holding unit 121, an MTSD measurement unit 122, a delay difference comparison unit 123, and an MTSD slave clock 124.

The MTSD servo 120 constructs a time servo using the original delay on the MTSD side and the PDV value on the STMD side. In the MTSD servo 120, one of the time servos is the fixed PDV value on the STMD side (STMD holding unit 121), and the other is the original delay on the MTSD side (MTSD measurement unit 122). The STMD holding unit 121 counts up according to the granularity of the internal clock. The delay difference comparison unit 123 compares the fixed PDV value on the STMD side with the original delay on the MTSD side, and adjusts the MTSD slave clock 124. The MTSD slave clock 124 controls addition to the time t2' of the MTSD measurement unit 122. The servo value of the MTSD servo 120 is the difference between the PDV value on the STMD side and the original delay on the MTSD side.

FIG. 15 shows an example configuration of an STMD servo 130 according to some embodiments. In the example of FIG. 15, the STMD servo 130 includes an MTSD holding unit 131, an STMD measuring unit 132, a delay difference comparing unit 133, and an STMD slave clock 134.

The STMD servo 130 constructs a time servo using the original delay on the STMD side and the PDV value on the MTSD side. In the STMD servo 130, one of the time servos is the MTSD side fixed PDV value (MTSD holding unit 131), and the other is the original delay on the STMD side (STMD measurement unit 132). The MTSD holding unit 131 counts up according to the granularity of the internal clock. The delay difference comparison unit 133 compares the MTSD side fixed PDV value with the original delay on the STMD side, and adjusts the STMD slave clock 134. The STMD slave clock 134 controls addition to the time t3' of the STMD measurement unit 132. The servo value of the STMD servo 130 is the difference between the MTSD side PDV value and the original delay on the STMD side.

As described above, in this embodiment, frequency synchronization is performed before time synchronization, and an internal clock is generated from the reproduced frequency. This internal clock stamps the packet arrival time (t2) and packet transmission time (t3'). Provisional MTSD' and STMD' are held, and the difference between this provisional value and the MTSD' calculated from t2' and t3' of each packet sent is stored in the Correction Field area, thereby providing a mechanism for synchronization at a certain provisional time. This embodiment utilizes the idea that if the time difference between the master clock and the internal clock is known from the provisional MTSD' and STMD', the actual delay can be calculated from the provisional MTSD' and STMD'. In other words, by calculating the difference between the master clock and the internal clock from the provisional MTSD' and STMD', the actual delay can be calculated from the provisional MTSD' and STMD', and therefore the time difference can also be calculated, and this time difference is stored in the Correction Field area.

Furthermore, to calculate the time difference between the master clock and the internal clock, the idea is used that the MTSD and STMD sides can each calculate the time based on half the internal clock using one-way time servos. Servo processing the delay based on the master time and the time based on the internal clock means that the calculated time is equivalent to half the internal clock. In this embodiment, in the asymmetric correction time synchronization method, half of the time difference between the master clock and the internal clock is generated from the time servo on the PDVmtsd side based on the PDV value generated by the PDV filter, and half of the time difference between the master clock and the internal clock is also generated from the time servo on the PDVstmd side. This makes it possible to calculate the time difference between the master clock and the internal clock, allowing the original delay component to be calculated, and by correcting the time difference in the Correction Field area, the time difference between the master clock and slave clock can be reduced to zero.

As a result, in this embodiment, asymmetric correction can be performed in a time synchronization system without using equipment for time correction, such as GNSS or measuring instruments. Furthermore, because the physical layer of the packet frame is not limited, asymmetric correction can be performed without relying on wired or wireless transmission paths.

Note that this disclosure is not limited to the above-described embodiments, and modifications can be made as appropriate without departing from the spirit of the disclosure.

Each component in the above-described embodiments may be configured with hardware or software, or both, and may be configured with a single piece of hardware or software, or multiple pieces of hardware or software. Each device, such as the time synchronization device (time master device, time slave device), and each function (processing) may be implemented by a computer 20 having a processor 21 such as a CPU and memory 22, which is a storage device, as shown in FIG. 16. For example, a program for performing the method in the embodiment (time synchronization method) may be stored in memory 22, and each function may be implemented by having processor 21 execute the program stored in memory 22.

These programs include instructions (or software code) that, when loaded into a computer, cause the computer to perform one or more functions described in the embodiments. The programs may be stored on a non-transitory computer-readable medium or a tangible storage medium. By way of example and not limitation, computer-readable medium or tangible storage medium includes random-access memory (RAM), read-only memory (ROM), flash memory, solid-state drive (SSD) or other memory technology, CD-ROM, digital versatile disc (DVD), Blu-ray (registered trademark) disc or other optical disk storage, magnetic cassette, magnetic tape, magnetic disk storage or other magnetic storage device. The programs may also be transmitted on a transitory computer-readable medium or communication medium. By way of example and not limitation, transitory computer-readable medium or communication medium includes electrical, optical, acoustic, or other forms of propagated signals.

The present disclosure has been described above with reference to the embodiments, but the present disclosure is not limited to the above-described embodiments. Various modifications that can be understood by those skilled in the art can be made to the configuration and details of the present disclosure within the scope of the present disclosure. Furthermore, each embodiment can be combined with other embodiments as appropriate.

Each drawing is merely an example for describing one or more embodiments. Each drawing does not relate to only one particular embodiment, but may also relate to one or more other embodiments. As will be understood by those skilled in the art, various features or steps described with reference to any one drawing can be combined with features or steps shown in one or more other drawings to create, for example, an embodiment not explicitly shown or described. Not all features or steps shown in any one drawing are necessarily required to describe an exemplary embodiment, and some features or steps may be omitted. The order of steps described in any drawing may be changed as appropriate.

A part or all of the above-described embodiments can be described as, but not limited to, the following supplementary notes.
(Appendix 1)
an internal clock and a slave clock;
a frequency synchronization means for synchronizing the frequency of the internal clock with the frequency of a master clock of a time master device;
a downstream time difference convergence means for converging a downstream time difference, which is a time difference between a packet transmission time from the time master device and a packet reception time stamped by the internal clock;
an upstream time difference convergence means for converging an upstream time difference, which is a time difference between a packet transmission time stamped by the internal clock and a packet reception time at the time master device;
time synchronization means for synchronizing the time of the slave clock with the time of the master clock based on the convergence result of the downstream time difference and the convergence result of the upstream time difference;
A time synchronization device comprising:
(Appendix 2)
the downlink time difference convergence means converges the downlink time difference based on the provisional uplink time difference and the repeatedly measured downlink time difference;
the upstream time difference convergence means converges the upstream time difference based on the provisional downstream time difference and the repeatedly measured upstream time difference;
2. The time synchronization device according to claim 1.
(Appendix 3)
The downlink time difference convergence means
A clock for convergence of downlink time difference,
a measuring means for measuring the downstream time difference;
a comparison means for controlling the clock for convergence of the downstream time difference in accordance with a comparison result between the provisional upstream time difference and the measured downstream time difference;
3. The time synchronization device according to claim 2, comprising:
(Appendix 4)
The upstream time difference convergence means
A clock for convergence of uplink time difference,
a measuring means for measuring the uplink time difference;
a comparison means for controlling the clock for convergence of the upstream time difference in accordance with a comparison result between the provisional downstream time difference and the measured upstream time difference;
3. The time synchronization device according to claim 2, comprising:
(Appendix 5)
a calculation means for calculating a time correction value based on the convergence result of the downlink time difference and the convergence result of the uplink time difference;
the time synchronization means synchronizes the time of the slave clock with the time of the master clock based on the time correction value;
5. The time synchronization device according to claim 1.
(Appendix 6)
the calculation means calculates the time difference between the master clock and the internal clock by adding half of the convergence result of the downlink time difference and half of the convergence result of the uplink time difference, and calculates the time correction value based on the time difference.
6. The time synchronization device according to claim 5.
(Appendix 7)
the calculation means calculates a downstream delay time based on the time difference between the master clock and the internal clock and the downstream time difference, calculates an upstream delay time based on the time difference between the master clock and the internal clock and the upstream time difference, and calculates the time correction value based on the downstream delay time and the upstream delay time.
7. The time synchronization device according to claim 6.
(Appendix 8)
the time synchronization means corrects, by the time correction value, either the time difference between the packet transmission time from the time master device and the packet reception time stamped by the slave clock, or the time difference between the packet transmission time stamped by the slave clock and the packet reception time at the time master device, thereby synchronizing the time of the slave clock with the time of the master clock.
8. The time synchronization device according to claim 5,
(Appendix 9)
an internal clock and a slave clock;
a frequency synchronization means for synchronizing the frequency of the internal clock with the frequency of a master clock of a time master device;
a downstream time difference convergence means for converging a downstream time difference, which is a time difference between a packet transmission time from the time master device and a packet reception time stamped by the internal clock;
an upstream time difference convergence means for converging an upstream time difference, which is a time difference between a packet transmission time stamped by the internal clock and a packet reception time at the time master device;
time synchronization means for synchronizing the time of the slave clock with the time of the master clock based on the convergence result of the downstream time difference and the convergence result of the upstream time difference;
A time synchronization system comprising:
(Appendix 10)
A time synchronization device and a convergence device are provided,
the time synchronization device comprises the internal clock, the slave clock, and the time synchronization means;
The convergence device includes the downstream time difference convergence means and the upstream time difference convergence means.
10. The time synchronization system of claim 9.
(Appendix 11)
the downlink time difference convergence means converges the downlink time difference based on the provisional uplink time difference and the repeatedly measured downlink time difference;
the upstream time difference convergence means converges the upstream time difference based on the provisional downstream time difference and the repeatedly measured upstream time difference;
11. The time synchronization system according to claim 9 or 10.
(Appendix 12)
a calculation means for calculating a time correction value based on the convergence result of the downlink time difference and the convergence result of the uplink time difference;
the time synchronization means synchronizes the time of the slave clock with the time of the master clock based on the time correction value;
12. The time synchronization system according to any one of claims 9 to 11.
(Appendix 13)
the calculation means calculates the time difference between the master clock and the internal clock by adding half of the convergence result of the downlink time difference and half of the convergence result of the uplink time difference, and calculates the time correction value based on the time difference.
13. The time synchronization system of claim 12.
(Appendix 14)
the calculation means calculates a downstream delay time based on the time difference between the master clock and the internal clock and the downstream time difference, calculates an upstream delay time based on the time difference between the master clock and the internal clock and the upstream time difference, and calculates the time correction value based on the downstream delay time and the upstream delay time.
14. The time synchronization system of claim 13.
(Appendix 15)
The frequency of the internal clock is synchronized with the frequency of the master clock of the time master device,
Converging a downstream time difference, which is the time difference between the packet transmission time from the time master device and the packet reception time stamped by the internal clock,
Converging an upstream time difference, which is the time difference between the packet transmission time stamped by the internal clock and the packet reception time at the time master device,
synchronizing the time of the slave clock with the time of the master clock based on the convergence result of the downstream time difference and the convergence result of the upstream time difference;
Time synchronization method.
(Appendix 16)
Converging the downlink time difference based on the provisional uplink time difference and the repeatedly measured downlink time difference;
converging the upstream time difference based on the provisional downstream time difference and the repeatedly measured upstream time difference;
16. The time synchronization method according to claim 15.
(Appendix 17)
calculating a time correction value based on the convergence result of the downlink time difference and the convergence result of the uplink time difference;
synchronizing the time of the slave clock with the time of the master clock based on the time correction value;
17. The time synchronization method according to claim 15 or 16.
(Appendix 18)
The frequency of the internal clock is synchronized with the frequency of the master clock of the time master device,
Converging a downstream time difference, which is the time difference between the packet transmission time from the time master device and the packet reception time stamped by the internal clock,
Converging an upstream time difference, which is the time difference between the packet transmission time stamped by the internal clock and the packet reception time at the time master device,
synchronizing the time of the slave clock with the time of the master clock based on the convergence result of the downstream time difference and the convergence result of the upstream time difference;
A program that causes a computer to execute a process.
(Appendix 19)
Converging the downlink time difference based on the provisional uplink time difference and the repeatedly measured downlink time difference;
converging the upstream time difference based on the provisional downstream time difference and the repeatedly measured upstream time difference;
19. The program of claim 18.
(Appendix 20)
calculating a time correction value based on the convergence result of the downlink time difference and the convergence result of the uplink time difference;
synchronizing the time of the slave clock with the time of the master clock based on the time correction value;
20. The program according to claim 18 or 19.

Some or all of the elements (e.g., configurations and functions) described in Supplementary Notes 2 to 8 that are dependent on Supplementary Note 1 (Time Synchronization Device) may also be dependent on Supplementary Note 9 (Time Synchronization System), Supplementary Note 15 (Time Synchronization Method), and Supplementary Note 18 (Program) in the same dependency relationship as Supplementary Note 2 to Supplementary Note 8. Some or all of the elements described in any Supplementary Note may be applied to various hardware, software, recording means for recording software, systems, and methods.

1 Time synchronization system 10 Time synchronization device 11 Internal clock 12 Slave clock 13 Frequency synchronization unit 14 Downstream time difference convergence unit 15 Upstream time difference convergence unit 16 Time synchronization unit 20 Computer 21 Processor 22 Memory 100 Time slave device 110 PDV filter 120 MTSD servo 121 STMD holding unit 122 MTSD measurement unit 123 Delay difference comparison unit 124 MTSD slave clock 130 STMD servo 131 MTSD holding unit 132 STMD measurement unit 133 Delay difference comparison unit 134 STMD slave clock 140 Correction value calculation unit 200 Time master device 500 Time synchronization device 600 PTP frequency synchronization unit 610 t2' packet time stamping unit 620 Phase comparator 630 IIR filter 640 PI controller 650 Internal clock 700 Packet filter processing unit 710 t1 packet receiving unit 711 Follow-up message receiving unit 712 t3 packet transmitting unit 713 t4 packet receiving unit 730 t2' packet embossing unit 731 t2'-t1 calculation unit 732 t2'-t1 shortest time search and holding unit 733 t2'-t1 correction unit 734 t1 correction value updating unit 740 t3' packet embossing unit 741 t4-t3' calculation unit 742 t4-t3' shortest time search and holding unit 743 t4-t3' correction unit 744 t4 correction value updating unit 800 PTP time synchronization unit 810 OCXO
820 Slave clock 830 t2 packet stamping unit 831 t2-t1 calculation unit 832 t3 packet stamping unit 833 t4-t3 calculation unit 834 Complementing unit 835 Adder 836 PI controller

Claims (20)

an internal clock and a slave clock;
a frequency synchronization means for synchronizing the frequency of the internal clock with the frequency of a master clock of a time master device;
a downstream time difference convergence means for converging a downstream time difference, which is a time difference between a packet transmission time from the time master device and a packet reception time stamped by the internal clock;
an upstream time difference convergence means for converging an upstream time difference, which is a time difference between a packet transmission time stamped by the internal clock and a packet reception time at the time master device;
time synchronization means for synchronizing the time of the slave clock with the time of the master clock based on the convergence results of the downstream time difference and the upstream time difference;
A time synchronization device comprising: the downlink time difference convergence means converges the downlink time difference based on the provisional uplink time difference and the repeatedly measured downlink time difference;
the upstream time difference convergence means converges the upstream time difference based on the provisional downstream time difference and the repeatedly measured upstream time difference;
The time synchronization device according to claim 1 . The downlink time difference convergence means
A clock for convergence of downlink time difference,
a measuring means for measuring the downstream time difference;
a comparison means for controlling the clock for convergence of the downstream time difference in accordance with a comparison result between the provisional upstream time difference and the measured downstream time difference;
The time synchronization device according to claim 2 , comprising: The upstream time difference convergence means
A clock for convergence of uplink time difference,
a measuring means for measuring the uplink time difference;
a comparison means for controlling the clock for convergence of the upstream time difference in accordance with a comparison result between the provisional downstream time difference and the measured upstream time difference;
The time synchronization device according to claim 2 , comprising: a calculation means for calculating a time correction value based on the convergence result of the downlink time difference and the convergence result of the uplink time difference;
the time synchronization means synchronizes the time of the slave clock with the time of the master clock based on the time correction value;
The time synchronization device according to any one of claims 1 to 4. the calculation means calculates the time difference between the master clock and the internal clock by adding half of the convergence result of the downlink time difference and half of the convergence result of the uplink time difference, and calculates the time correction value based on the time difference.
The time synchronization device according to claim 5 . the calculation means calculates a downstream delay time based on the time difference between the master clock and the internal clock and the downstream time difference, calculates an upstream delay time based on the time difference between the master clock and the internal clock and the upstream time difference, and calculates the time correction value based on the downstream delay time and the upstream delay time.
The time synchronization device according to claim 6. the time synchronization means corrects, by the time correction value, either the time difference between the packet transmission time from the time master device and the packet reception time stamped by the slave clock, or the time difference between the packet transmission time stamped by the slave clock and the packet reception time at the time master device, thereby synchronizing the time of the slave clock with the time of the master clock.
The time synchronization device according to any one of claims 5 to 7. an internal clock and a slave clock;
a frequency synchronization means for synchronizing the frequency of the internal clock with the frequency of a master clock of a time master device;
a downstream time difference convergence means for converging a downstream time difference, which is a time difference between a packet transmission time from the time master device and a packet reception time stamped by the internal clock;
an upstream time difference convergence means for converging an upstream time difference, which is a time difference between a packet transmission time stamped by the internal clock and a packet reception time at the time master device;
time synchronization means for synchronizing the time of the slave clock with the time of the master clock based on the convergence results of the downstream time difference and the upstream time difference;
A time synchronization system comprising: A time synchronization device and a convergence device are provided,
the time synchronization device comprises the internal clock, the slave clock, and the time synchronization means;
The convergence device includes the downstream time difference convergence means and the upstream time difference convergence means.
The time synchronization system according to claim 9 . the downlink time difference convergence means converges the downlink time difference based on the provisional uplink time difference and the repeatedly measured downlink time difference;
the upstream time difference convergence means converges the upstream time difference based on the provisional downstream time difference and the repeatedly measured upstream time difference;
The time synchronization system according to claim 9 or 10. a calculation means for calculating a time correction value based on the convergence result of the downlink time difference and the convergence result of the uplink time difference;
the time synchronization means synchronizes the time of the slave clock with the time of the master clock based on the time correction value;
The time synchronization system according to any one of claims 9 to 11. the calculation means calculates the time difference between the master clock and the internal clock by adding half of the convergence result of the downlink time difference and half of the convergence result of the uplink time difference, and calculates the time correction value based on the time difference.
The time synchronization system according to claim 12. the calculation means calculates a downstream delay time based on the time difference between the master clock and the internal clock and the downstream time difference, calculates an upstream delay time based on the time difference between the master clock and the internal clock and the upstream time difference, and calculates the time correction value based on the downstream delay time and the upstream delay time.
The time synchronization system according to claim 13. The frequency of the internal clock is synchronized with the frequency of the master clock of the time master device,
Converging a downstream time difference, which is the time difference between the packet transmission time from the time master device and the packet reception time stamped by the internal clock,
Converging an upstream time difference, which is the time difference between the packet transmission time stamped by the internal clock and the packet reception time at the time master device,
synchronizing the time of the slave clock with the time of the master clock based on the convergence result of the downstream time difference and the convergence result of the upstream time difference;
Time synchronization method. Converging the downlink time difference based on the provisional uplink time difference and the repeatedly measured downlink time difference;
converging the upstream time difference based on the provisional downstream time difference and the repeatedly measured upstream time difference;
The time synchronization method according to claim 15. calculating a time correction value based on the convergence result of the downlink time difference and the convergence result of the uplink time difference;
synchronizing the time of the slave clock with the time of the master clock based on the time correction value;
17. The time synchronization method according to claim 15 or 16. The frequency of the internal clock is synchronized with the frequency of the master clock of the time master device,
Converging a downstream time difference, which is the time difference between the packet transmission time from the time master device and the packet reception time stamped by the internal clock,
Converging an upstream time difference, which is the time difference between the packet transmission time stamped by the internal clock and the packet reception time at the time master device,
synchronizing the time of the slave clock with the time of the master clock based on the convergence result of the downstream time difference and the convergence result of the upstream time difference;
A program that causes a computer to execute a process. Converging the downlink time difference based on the provisional uplink time difference and the repeatedly measured downlink time difference;
converging the upstream time difference based on the provisional downstream time difference and the repeatedly measured upstream time difference;
19. The program of claim 18. calculating a time correction value based on the convergence result of the downlink time difference and the convergence result of the uplink time difference;
synchronizing the time of the slave clock with the time of the master clock based on the time correction value;
20. The program according to claim 18 or 19.