[go: up one dir, main page]

WO2025084757A1 - Procédé et appareil de commande de dpwm d'un convertisseur de puissance triphasé à trois niveaux - Google Patents

Procédé et appareil de commande de dpwm d'un convertisseur de puissance triphasé à trois niveaux Download PDF

Info

Publication number
WO2025084757A1
WO2025084757A1 PCT/KR2024/015623 KR2024015623W WO2025084757A1 WO 2025084757 A1 WO2025084757 A1 WO 2025084757A1 KR 2024015623 W KR2024015623 W KR 2024015623W WO 2025084757 A1 WO2025084757 A1 WO 2025084757A1
Authority
WO
WIPO (PCT)
Prior art keywords
offset
modulation signals
offfet
phase
dpwm
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
PCT/KR2024/015623
Other languages
English (en)
Korean (ko)
Inventor
배윤호
신문수
이은철
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ekos Co Ltd
Original Assignee
Ekos Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ekos Co Ltd filed Critical Ekos Co Ltd
Publication of WO2025084757A1 publication Critical patent/WO2025084757A1/fr
Pending legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/12—Arrangements for reducing harmonics from AC input or output
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of AC power input into DC power output; Conversion of DC power input into AC power output
    • H02M7/42—Conversion of DC power input into AC power output without possibility of reversal
    • H02M7/44—Conversion of DC power input into AC power output without possibility of reversal by static converters
    • H02M7/48—Conversion of DC power input into AC power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483—Converters with outputs that each can have more than two voltages levels
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of AC power input into DC power output; Conversion of DC power input into AC power output
    • H02M7/42—Conversion of DC power input into AC power output without possibility of reversal
    • H02M7/44—Conversion of DC power input into AC power output without possibility of reversal by static converters
    • H02M7/48—Conversion of DC power input into AC power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/493—Conversion of DC power input into AC power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode the static converters being arranged for operation in parallel
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of AC power input into DC power output; Conversion of DC power input into AC power output
    • H02M7/42—Conversion of DC power input into AC power output without possibility of reversal
    • H02M7/44—Conversion of DC power input into AC power output without possibility of reversal by static converters
    • H02M7/48—Conversion of DC power input into AC power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/53—Conversion of DC power input into AC power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/537—Conversion of DC power input into AC power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
    • H02M7/539—Conversion of DC power input into AC power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters with automatic control of output wave form or frequency
    • H02M7/5395—Conversion of DC power input into AC power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters with automatic control of output wave form or frequency by pulse-width modulation

Definitions

  • the present invention relates to a DPWM (Discontinuous Pulse Width Modulation) control method and device for a three-phase, three-level power converter.
  • DPWM Dynamic Pulse Width Modulation
  • a three-phase, three-level power converter is a device that converts three-phase alternating current into direct current or direct current into three-phase alternating current by using the switching technology of power semiconductor switching elements.
  • the switching elements are controlled by PWM (Pulse Width Modulation)
  • the output voltage is controlled to be positive (+), zero (0), or negative (-).
  • PWM Pulse Width Modulation
  • An example of a three-phase, three-level power converter using this PWM control method is the Vienna converter.
  • the present invention provides a DPWM control method and device for a three-phase, three-level power converter capable of simultaneously improving the quality of output voltage and power conversion efficiency by lowering the effective switching frequency without deteriorating the quality of output voltage.
  • the present invention is not limited to the technical problems described above, and other technical problems may be derived from the following description.
  • a DPWM (Discontinuous Pulse Width Modulation) control method of a three-phase, three-level power converter includes the steps of: mapping a maximum value of three modulation signals m a , m b , and m c to m x , mapping a median value to m d , and mapping a minimum value to m n ; selecting one of a plurality of operation modes based on a difference in size among the mapped m x , m d , and m n ; determining an offset based on the selected operation mode and adding the determined offset to the mapped m x , m d , and m n , thereby generating three modulation signals m x (offset) , m d (offfet) , and m n (offset) .
  • It includes a step of generating a control signal for controlling the switching of each of three switching elements of a three-phase, three-level power converter by using the three generated modulation signals m x(offset) , m d( offfet) , and m n(offset).
  • the above DPWM control method further includes a step of extracting three combinations of two modulation signals from the three modulation signals m a , m b , and m c , and assigning one of a plurality of sector numbers to the three modulation signals m a , m b , and m c according to the relative magnitude order of magnitude differences between the two modulation signals of the three extracted combinations, and the step of generating the three modulation signals m x(offset) , m d(offset) , and m n(offset) can determine an offset based on the sector numbers assigned to the three modulation signals m a , m b , and m c and the selected operation mode.
  • the above DPWM control method further includes a step of determining whether the sector numbers assigned to the three modulation signals m a , m b , and m c are odd or even, and the step of generating the three modulation signals m x (offset) , m d (offset) , and m n (offset) can determine the offset based on the judgment result of whether the sector numbers assigned to the three modulation signals m a , m b , and m c are odd or even, and the selected operation mode.
  • the step of generating the three modulation signals m x(offset) , m d(offfet) , and m n(offset) may determine the offset based on one of the DPWM control methods of the OutPWM control method and the InPWM control method, a result of determining whether the sector numbers assigned to the three modulation signals m a , m b , and m c are odd or even, and the selected operation mode, and the OutPWM control method may be a DPWM control method that induces current to flow from a midpoint of the DC power supply to the three-phase, three-level power converter side, and the InPWM control method may be a DPWM control method that induces current to flow from the three-phase, three-level power converter side to the midpoint of the DC power supply.
  • the step of generating the control signal may include the step of aligning the three generated modulation signals m x(offset) , m d(offfet) , and m n(offset) , and mapping the aligned modulation signals m x(offset) , m d(offfet) , and m n(offset) to m a(offset) , m b (offfet) , and m c( offset) ; and the step of generating a control signal for controlling switching of each of the three switching elements of the three-phase, three-level power converter by PWM (Pulse Width Modulation) modulating the mapped modulation signals m a(offset), m b(offfet), and m c(offset) .
  • PWM Pulse Width Modulation
  • the DPWM control method further includes a step of assigning one of a plurality of size identification numbers to the three modulation signals m a , m b , and m c according to the relative size order of the three modulation signals m a , m b , and m c , and the step of mapping to m a(offset) , m b(offfet) , and m c (offset) includes aligning the three generated modulation signals m x (offset), m d (offfet), and m n(offset) according to the order of the three modulation signals m x(offset) , m d (offfet) , and m n (offset) corresponding to the size identification numbers assigned to the three modulation signals m a , m b , and m c , and mapping the aligned modulation signals m x(offset) , m d(offfet) , and
  • the step of generating the above control signal can PWM modulate the mapped modulation signals m a(offset) , m b(offfet) , and m c(offset) using a plurality of carrier signals.
  • a DPWM (Discontinuous Pulse Width Modulation) control device of a three-phase, three-level power converter includes: a mapping unit which maps a maximum value of three modulation signals m a , m b , and m c to m x , a median value to m d , and a minimum value to m n ; an operation mode selection unit which selects one of a plurality of operation modes based on a difference in size among the mapped m x , m d , and m n ; an offset determination unit which determines an offset based on the selected operation mode and adds the determined offset to the mapped m x , m d , and m n , thereby generating three modulation signals m x (offset) , m d (offfet) , and m n (offset) ;
  • the present invention comprises a reverse mapping unit which maps the three generated modulation
  • the above DPWM control device further includes a sector number determination unit which extracts three combinations of two modulation signals from the three modulation signals m a , m b , and m c , and assigns one of a plurality of sector numbers to the three modulation signals m a , m b , and m c according to the relative magnitude order of magnitude differences between the two modulation signals of the three extracted combinations, and the offset determination unit can determine an offset based on the sector numbers assigned to the three modulation signals m a , m b , and m c and the selected operation mode.
  • the DPWM control device further includes an odd-even determination unit that determines whether the sector numbers assigned to the three modulation signals m a , m b , and m c are odd or even, and the offset determination unit can determine an offset based on the determination result of whether the sector numbers assigned to the three modulation signals m a , m b , and m c are odd or even, and the selected operation mode.
  • the above offset determination unit determines the offset based on one of the DPWM control methods of the OutPWM control method and the InPWM control method, the result of determining whether the sector numbers assigned to the three modulation signals m a , m b , and m c are odd or even, and the selected operation mode, and the OutPWM control method may be a DPWM control method that induces current to flow from the midpoint of the DC power supply to the three-phase, three-level power converter side, and the InPWM control method may be a DPWM control method that induces current to flow from the three-phase, three-level power converter side to the midpoint of the DC power supply.
  • the DPWM control device further includes a size identification number assignment unit that assigns one of a plurality of size identification numbers to the three modulation signals m a , m b , and m c according to the relative size order of the three modulation signals m a , m b , and m c , and the mapping unit can align the three generated modulation signals m x(offset) , m d(offfet) , and m n(offset) according to the order of the three modulation signals m x (offset) , m d( offfet) , and m n(offset) corresponding to the size identification numbers assigned to the three modulation signals m a , m b , and m c , and map the aligned modulation signals m x(offset ), m d(offfet) , and m n(offset) to m a(offset) , m b(offfet
  • the above modulation unit can PWM modulate the mapped modulation signals m a(offset) , m b(offfet) , and m c(offset) using a plurality of carrier signals.
  • the effective switching frequency is lowered, the switching loss can be reduced, the efficiency of the converter is increased, the safety and reliability of the circuit are enhanced, and long-term stable operation is enabled.
  • the midpoint current can be controlled simultaneously with the DPWM control, voltage balancing between two DC power supplies composed of capacitors is enabled, and a stable PWM control method can be applied.
  • an appropriately sized DC capacitor can be applied according to the control response speed, it is possible to avoid using a capacitor that is larger than necessary.
  • the leakage current flowing as a parasitic component of the system including the Vienna converter can be reduced below a certain level, and when the leakage current is reduced, the safety and reliability of the circuit are improved, the efficiency of the converter is improved, and long-term stable operation is enabled.
  • the effects are not limited to the above-mentioned effects, and other effects may be derived from the following explanation.
  • FIG. 1 is a drawing illustrating an example of a power conversion system to which one embodiment of the present invention is applied.
  • Fig. 2 is a diagram showing the circuit configuration and equivalent circuit of the operation of one arbitrary phase of the Vienna converter shown in Fig. 1.
  • FIG. 3 is a diagram illustrating another example of a power conversion system to which one embodiment of the present invention is applied.
  • FIG. 4 is a configuration diagram of a DPWM control device of a Vienna converter according to one embodiment of the present invention.
  • FIG. 5 is a flowchart of a DPWM control method of a Vienna converter according to one embodiment of the present invention.
  • Figure 6 is an example of the size identification number of the relative size determination unit (10) and the sector number of the sector number determination unit (20) illustrated in Figure 4.
  • Figure 7 is an example diagram in which m x , m d , and m n are applied instead of the three-phase modulation signals m a , m b , and m c in Figure 6.
  • Figure 8 shows the signs of three-phase modulation signals m x , m d , and m n in the odd and even sectors of Figure 7.
  • Figure 9 is an example diagram of the distinction between each operation mode of the operation mode determination unit illustrated in Figure 3.
  • Figure 10 is an example of a change in the operation mode according to the amplitude modulation index m i .
  • Figure 11 shows a switching state in which the midpoint current is zero (0) in the Vienna converter of Figures 1 and 3.
  • Figure 12 shows two switching states in which the midpoint current is positive in the Vienna converter of Figures 1 and 3.
  • Figure 13 shows two switching states in which the midpoint current is negative in the Vienna converter of Figures 1 and 3.
  • Fig. 14 shows a switching state in which the average value of the midpoint current becomes zero (0) in the Vienna converter of Figs. 1 and 3.
  • Figure 15 shows the ZSS operation mode during OutPWM control of the Vienna converter of Figures 1 and 3.
  • Figure 16 shows the SSM operation mode during OutPWM control of the Vienna converter of Figures 1 and 3.
  • Fig. 17 shows the SML operation mode during OutPWM control of the Vienna converter of Figs. 1 and 3.
  • Fig. 18 shows the ZSS operation mode during InPWM control of the Vienna converter of Figs. 1 and 3.
  • Fig. 19 shows the SSM operation mode during InPWM control of the Vienna converter of Figs. 1 and 3.
  • Fig. 20 shows the SML operation mode during InPWM control of the Vienna converter of Figs. 1 and 3.
  • Figure 21 is a flow chart of the process of generating a modulation signal during InPWM and OutPWM control of the offset determination unit (60) illustrated in Figure 4.
  • Figure 22 is a configuration diagram of the modulation unit (80) shown in Figure 4.
  • a DPWM control method and device for a three-phase, three-level power converter which can simultaneously improve the quality of output voltage and power conversion efficiency by lowering the effective switching frequency without deteriorating the quality of output voltage, and can control the direction of the midpoint current.
  • the DPWM control method and device for such a three-phase, three-level power converter may be briefly referred to as a "DPWM control method” and a "DPWM control device.”
  • FIG. 1 is a diagram illustrating an example of a power conversion system to which one embodiment of the present invention is applied.
  • An example of a three-phase, three-level power converter is a Vienna converter.
  • the Vienna converter is widely used because it has a relatively simple circuit structure and a small number of gating signals despite its three-level configuration.
  • FIG. 1 illustrates an example of a power conversion system using a Vienna converter, and the part surrounded by a dotted line corresponds to the Vienna converter.
  • the Vienna converter is composed of six diodes and three switching elements S a , S b , and S c .
  • each switching element is composed of four diodes and two IGBTs (Insulated Gate Bipolar Transistors). Instead of the IGBTs, a MOSFET (Metal Oxide Semiconductor Field Effect Transistor) may be used.
  • IGBTs Insulated Gate Bipolar Transistors
  • the function of the Vienna converter is to supply three DC-side voltages of V P , V O , V N to the three-phase system in the form of three-phase AC voltages V P , V O , V N by appropriate switching operations of the bidirectional switching elements S a , S b , S c of each phase.
  • the output phase voltage of the AC side based on point O of the DC side becomes any one of the three DC voltages V P , V O , V N at any moment. That is, the Vienna converter has three-level AC-side output phase voltages.
  • Fig. 2 is a diagram showing a circuit configuration and an equivalent circuit of the operation of an arbitrary phase of the Vienna converter shown in Fig. 1, for example, phase a.
  • the Vienna converter two IGBTs of each switching element that are connected in the opposite direction are turned on or off simultaneously to operate equivalently as a single bidirectional switch.
  • Table 1 shows a switching state table showing the operation of an arbitrary phase of the Vienna converter, for example, the operation of phase a.
  • the AC-side output voltage V AO when S a is turned on, the AC-side output voltage V AO is unilaterally determined as V 0 , but when S a is turned off, the AC-side output voltage V AO becomes V P or V N depending on the direction of the current flowing on the AC side.
  • the Vienna converter is operated at unity power factor and controlled so that the sign of the AC-side current and the sign of the AC-side output voltage are the same.
  • the switching signal is determined by referring to the sign of the command value of the AC output voltage instead of the direction of the AC-side current.
  • the PWM control method of the Vienna converter has the greatest influence on the operation and performance of the power conversion system including the Vienna converter.
  • the PWM control method of the Vienna converter must satisfy the most basic characteristic that the quality of the AC output waveform expressed as total harmonic distortion (THD) must be above a certain level.
  • TDD total harmonic distortion
  • the power loss including the switching loss should be small so that the operating efficiency is high.
  • the DC side voltage balancing control should be possible.
  • the common mode voltage fluctuation should be as small as possible.
  • discontinuous PWM control method or DPWM (Discontinuous Pulse Width Modulation) control method, which reduces switching loss by lowering the effective switching frequency.
  • DPWM Continuous Pulse Width Modulation
  • the problem of increasing the switching frequency to improve the quality of the output voltage waveform and the problem of limiting the upper limit of the switching frequency due to the efficiency of the converter are fundamentally conflicting problems.
  • the most realistic approach to these problems is to find a modulation control method of the converter with the highest efficiency at the same switching frequency, and the DPWM control method is a type of PWM control method proposed to solve the problem that the switching frequency conflicts with the quality and efficiency of the output voltage.
  • the DPWM method is a method to synthesize the output voltage by the switching operation of the remaining two phases while one of the three phases does not switch during a part of one cycle of the AC output voltage. However, since one phase stops switching for a part of the time period, the overall effective switching frequency decreases.
  • Fig. 3 is a diagram showing another example of a power conversion system to which an embodiment of the present invention is applied.
  • Fig. 3 shows a power conversion system that obtains two DC powers required by a Vienna converter by distributing them from a single DC power source to two capacitors.
  • the voltages of the two capacitors must be controlled to be the same, and if the difference in the DC-side voltage, i.e., unbalancing, in the Vienna converter circuit exceeds the allowable range, the voltage stress applied to some power semiconductor devices such as IGBTs or diodes increases excessively beyond the design value.
  • the AC-side output voltage waveform is distorted, which causes problems such as a decrease in the size of the fundamental wave of the output voltage, distortion of the output current, deterioration of the static and dynamic performance of the system, and deterioration of efficiency.
  • the current i NP flowing from the Vienna converter to the midpoint of the DC power that is, point "O"
  • the midpoint of the DC power refers to point 0, which is the connection point between two capacitors C1 and C2 connected in series to the DC power supply.
  • the three switching elements S a , S b , and S c of the Vienna converter are connected to the midpoint of the DC power supply, and the two capacitors C1 and C2 connected in series are connected to the six diodes of the Vienna converter.
  • i NP current in Fig. 3 is positive (+)
  • capacitor C1 is discharged and C2 is charged, so the V C1 voltage decreases and the V C2 voltage increases.
  • i NP current is negative (-)
  • C1 is charged and C2 is discharged, so the V C1 voltage increases and the V C2 voltage decreases.
  • the i NP current is determined by the phase currents of i A , i B , and i C flowing into the AC side of the Vienna converter from the three-phase system at each moment and the switching states of S a , S b , and S c . If fluctuations in V C1 and V C2 are allowed within a certain range, it is important whether the average value of the i NP current can be controlled to be positive (+) or negative (-) during one cycle of the AC output voltage fundamental.
  • the common mode voltage V CM for the three-phase output voltage is defined as in the following mathematical expression 1.
  • the common mode voltage fluctuation operates at a high frequency similar to the switching frequency, so it generates a common mode current or leakage current through a parasitic capacitor.
  • This leakage current flows in addition to the original three-phase current i A , i B , and i C , so it directly reduces the efficiency of the entire system and causes problems such as current waveform distortion and increased current harmonics.
  • the leakage current is generally a high-frequency component, it weakens insulation and shortens the life of various parts.
  • the common mode voltage fluctuation range is (2/3) V dc , and many studies have been conducted to lower the fluctuation range or frequency of the common mode voltage in order to reduce the leakage current.
  • the PWM control method of the Vienna converter has various requirements such as not only that the quality of the AC output waveform must be above a certain level, but also that switching loss must be low, that the midpoint current must be controlled, and that the common-mode voltage fluctuation must be as small as possible to minimize the leakage current.
  • the Vienna converter PWM control methods that have been studied and commercialized so far satisfy certain requirements, but a PWM control method that satisfies all of the conditions presented above has not yet been found in the literature.
  • the DPWM method of the Vienna converter confirmed in the literature can reduce switching loss by reducing the effective switching frequency, but since it does not have a control function for the midpoint current, it is impossible to control the balancing control of the DC-side voltage when applied to a circuit consisting of a DC-side voltage source consisting of two capacitors.
  • the present invention proposes a new carrier-based PWM control method for the Vienna converter that satisfies all of these conditions.
  • This embodiment proposes a carrier-based DPWM method and device that can control the midpoint current to enable DC-side voltage balancing in implementing a DPWM control method for improving efficiency in a Vienna converter, while at the same time minimizing leakage current by making the common mode voltage fluctuation range (1/3) V dc .
  • the effective switching frequency of each switching element of the Vienna converter is lowered, the switching loss can be reduced, the efficiency of the converter is increased, the safety and reliability of the circuit are increased, and long-term stable operation is enabled.
  • the midpoint current can be controlled simultaneously with the DPWM control, voltage balancing between two DC power sources on the DC side consisting of two capacitors is enabled, and a stable PWM control method can be applied, and since an appropriate size of a DC capacitor can be applied according to the control response speed, it is possible to avoid using a capacitor that is larger than necessary.
  • the leakage current flowing as a parasitic component of the power conversion system including the Vienna converter can be reduced below a certain level, and when the leakage current is reduced, the safety and reliability of the circuit are enhanced, the efficiency of the converter is increased, and long-term stable operation is enabled.
  • FIG. 4 is a block diagram of a DPWM control device of a Vienna converter according to an embodiment of the present invention.
  • the DPWM control device of a Vienna converter according to an embodiment of the present invention is composed of a relative size determination unit (10), a sector number determination unit (20), a mapping unit (30), an odd-even determination unit (40), an operation mode selection unit (50), an offset determination unit (60), a reverse mapping unit (70), and a modulation unit (80).
  • the DPWM control device of a Vienna converter according to an embodiment of the present invention can be implemented by a combination of analog circuits and digital circuits.
  • FIG. 5 is a flowchart of a DPWM control method of a Vienna converter according to an embodiment of the present invention.
  • the DPWM control method of the Vienna converter according to the present embodiment is composed of the following steps performed by the DPWM control device of the Vienna converter illustrated in FIG. 4.
  • the relative size determination unit (10), the sector number determination unit (20), the mapping unit (30), the odd-even determination unit (40), the operation mode selection unit (50), the offset determination unit (60), the reverse mapping unit (70), and the modulation unit (80) illustrated in FIG. 4 will be described in detail.
  • V AOref V BOref
  • V COref V AOref
  • m i is the magnitude modulation index and ⁇ is the angular frequency of the output phase voltage. If the reference voltage is normalized by dividing it by V dc /2, the modulation signal for PWM control of each phase is calculated as in mathematical expression 3.
  • m a , m b , and m c are the modulation signals of phase a, phase b, and phase c, respectively, and are linear modulation without overmodulation. It has a range of case values.
  • the line-to-line voltage waveforms on the AC output side of the Vienna converter are the same, and the current waveforms on the AC side are also the same. That is, the offset added to the modulation signal is a value representing the added degree of freedom in the PWM control of the Vienna converter, and it can be seen that various PWM implementations are possible depending on how the offset is utilized.
  • m a (offset) , m b (offset) , and m c (offset) must be within the range of the following mathematical expression 5.
  • the relative magnitude determination unit (10) assigns one of six magnitude identification numbers to the three modulation signals m a , m b , and m c according to the relative magnitude order of the three modulation signals m a , m b , and m c preset by the user according to Table 2 below, and outputs the magnitude identification numbers "N compare " assigned to the three modulation signals m a , m b , and m c to the reverse mapping unit (70).
  • the relative size discrimination unit (10) determines the relative size order of the three modulation signals m a , m b , m c by comparing the sizes of the three modulation signals m a , m b , m c with each other, and assigns one size identification number corresponding to the relative size order of the three modulation signals m a , m b , m c determined in this manner among the six size identification numbers to the three modulation signals m a , m b , m c .
  • the relative size discrimination unit (10) outputs the size identification numbers "N compare " assigned to the three modulation signals m a , m b , m c in this manner to the reverse mapping unit (70).
  • Table 2 shows the six size identification numbers and the discrimination formulas.
  • the magnitude order of the three modulation signals m a , m b , and m c can be classified into six types according to Table 2.
  • the six magnitude identification numbers represent six types of magnitude order among arbitrary modulation signals m a , m b , and m c .
  • the three modulation signals m a , m b , and m c can be classified into any one of the six magnitude identification numbers as shown in Table 2 according to their relative sizes, and any one of the magnitude identification numbers can be assigned. Even if an offset is added to the modulation signals, the relative sizes between the modulation signals do not change, and therefore the magnitude identification numbers do not change.
  • step 12 the sector number determination unit (20) determines in which sector among a total of six sectors the three modulation signals m a , m b , and m c that change over time according to Table 3 below currently exist, and outputs the number "N sector " of the sector determined in this manner to the odd-even determination unit (40).
  • the sector number determination unit (20) extracts all possible three combinations of two modulation signals from three modulation signals m a , m b , and m c , and assigns one of six sector numbers to the three modulation signals m a , m b , and m c according to the relative order of magnitude of the magnitude difference between the two modulation signals of each of the three modulation signal combinations extracted in this manner, and outputs the sector number "N sector " assigned to the three modulation signals m a , m b , and m c to the odd/even determination unit (40).
  • the sector number determination unit (20) extracts all possible three combinations of two modulation signals from three modulation signals m a , m b , and m c , and calculates the magnitude difference value between the two modulation signals of each of the three modulation signal combinations extracted in this manner.
  • the sector number determination unit (20) compares the magnitudes of the magnitude differences between the two modulation signals of the three modulation signal combinations calculated in this manner with each other, thereby determining the relative magnitude order of the magnitude differences between the two modulation signals of the three modulation signal combinations, and assigns one of the sector numbers corresponding to the relative magnitude order of the magnitude differences between the two modulation signals of the three modulation signal combinations determined in this manner among the six sector numbers to the three modulation signals m a , m b , and m c .
  • the sector number determination unit (20) outputs the sector number "N sector " assigned to the three modulation signals m a , m b , and m c to the odd/even determination unit (40). Table 3 below shows six sector numbers and determination formulas.
  • the order of the magnitude of the magnitude difference between two modulation signals of three modulation signal combinations can be classified into six types according to Table 3.
  • the six sector numbers represent six types of the order of the magnitude difference between two modulation signals of three modulation signal combinations for arbitrary modulation signals m a , m b , and m c .
  • the three modulation signals m a , m b , and m c can be classified into any one of the six sector numbers as shown in Table 3, and any one of the sector numbers can be assigned.
  • Fig. 6 is an example diagram of the size identification number of the relative size determination unit (10) illustrated in Fig. 4 and the sector number of the sector number determination unit (20).
  • the size identification number and the sector number for the three-phase modulation signal as in mathematical expression 3 are expressed by being distinguished according to the time interval.
  • Fig. 7 is an example diagram in which m x , m d , and m n are applied instead of the three-phase modulation signals m a , m b , and m c of Fig. 6.
  • the mapping unit (30) maps the maximum value among three modulation signals m a , m b , and m c to m x , the median value to m d , and the minimum value to m n according to the following mathematical expression 6, and outputs the mapped m x , m d , and m n to the operation mode determination unit and the offset determination unit (60). Accordingly, m x becomes the maximum value among m a , m b , and m c , m d becomes the median value among m a , m b , and m c , and m n becomes the minimum value among m a , m b , and m c .
  • m x , m d , and m n are three modulation signals that sort m a , m b , and m c in the order of size of m a , m b , and m c .
  • the modulation signal is represented by m x , m d , m n instead of m a , m b , m c , the temporal variation of the three-phase modulation signal can be simplified into two patterns. That is, sectors 1, 3, 5 (odd sectors) and sectors 2, 4, 6 (even sectors) have the same m x , m d , m n pattern, so the same offset can be used for each.
  • step 14 the odd-even determination unit (40) determines whether the sector number "N sector " assigned to the three modulation signals m a , m b , and m c by the sector number determination unit (20) in step 12 is odd or even, and outputs "Ns" indicating the result of the determination to the offset determination unit (60).
  • FIG. 8 shows the signs of the three-phase modulation signals m x , m d , and m n in the odd sector and the even sector of FIG. 7.
  • the phase of m x is positive (+) and the remaining two phases have negative (-) values
  • the phase of m n is negative (-) and the remaining two phases have positive (+) values.
  • the operation mode selection unit (50) selects one operation mode from among the plurality of operation modes based on the size difference between m x , m d , and m n mapped by the mapping unit (30) in step 13, and outputs "Z" and "Sm” indicating the operation mode selected in this manner to the offset determination unit (60).
  • the plurality of operation modes of the present embodiment are composed of four modes: the ZSS mode, the SML odd mode, the SML even mode, and the SSM mode.
  • the operation mode selection unit (50) selects one operation mode by determining the values of each of the ZSS mode, the SML odd mode, the SML even mode, and the SSM mode based on the size difference between m x , m d , and m n mapped by the mapping unit (30).
  • the mapping unit (30) we will explain how the values of each of the ZSS mode, SML odd mode, SML even mode, and SSM mode are determined based on the size difference between m x , m d , and m n mapped by the mapping unit (30).
  • the ZSS mode is defined using m x - m n according to the following mathematical expression 7. That is, the value of the ZSS mode is 1 if the value of m x - m n is less than 1, indicating that it is the ZSS mode, and 0 if it is 1 or greater, indicating that it is not the ZSS mode.
  • the SML odd mode is defined using m x - m n according to the following mathematical expression 8. That is, the value of the SML odd mode is 1 if the value of m x - m n is greater than 1, indicating that it is the SML odd mode, and 0 if it is less than or equal to 1, indicating that it is not the SML odd mode.
  • the SML even mode is defined using m d - m n according to the following mathematical expression 9. That is, the value of the SML even mode is 1 if the value of m d - m n is greater than 1, indicating that it is the SML even mode, and 0 if it is less than or equal to 1, indicating that it is not the SML even mode.
  • SSM mode A mode that does not belong to the ZSS, SML odd , or SML even modes is called the SSM mode, and the SSM mode is defined by mathematical expression 10. That is, the value of the SSM mode is 0 if any one of the values of the ZSS, SML odd , or SML even modes is 1, and is 1 if all the values of the ZSS, SML odd , or SML even modes are 0.
  • Fig. 9 is an example diagram of the distinction of each operation mode of the operation mode determination unit illustrated in Fig. 3.
  • Fig. 9 shows the distinction of each operation mode when a three-phase sine wave modulation signal as in mathematical expression 3 is given.
  • the operation mode included along the time axis is different depending on the amplitude modulation index m i for the sine wave modulation signal.
  • the operation mode is determined based on whether the values of m x - m n, m x - m d, and m d - m n are greater than 1 or less than 1, and the operation mode changes into three patterns depending on the amplitude modulation index m i .
  • Fig. 10 is an example of the change in the operation mode according to the amplitude modulation index m i .
  • m i 0.5
  • m i 0.6
  • the ZSS mode and SSM mode appear alternately.
  • m i 0.9
  • the operation mode changes in the order of SML odd mode, SSM mode, and SML even mode.
  • the Vienna converter is operated so that the power factor becomes 1, and the sign of the AC-side current and the sign of the AC-side output voltage are controlled so that they are the same. Therefore, it can be seen that the maximum current i max flows in the max phase where the output voltage is the maximum value, the mid phase where the output voltage is the intermediate value, and the minimum current i min flows in the min phase where the output voltage is the minimum value.
  • the switching states of the Vienna converter are represented by [xyz], where x represents the state of the max phase, y represents the state of the mid phase, and z represents the state of the min phase, and each phase is represented by which of the three types of nodes P, O, and N on the DC side each phase is connected to.
  • [PON] represents the state where the max phase is connected to point P, the mid phase to point O, and the min phase to point N, respectively.
  • Fig. 11 shows switching states in which the midpoint current is zero (0) in the Vienna converters of Figs. 1 and 3.
  • Fig. 12 shows two switching states in which the midpoint current is positive (+) in the Vienna converters of Figs. 1 and 3
  • Fig. 13 shows two switching states in which the midpoint current is negative (-) in the Vienna converters of Figs. 1 and 3.
  • i NP - i min
  • i NP i min
  • i NP also becomes negative (-).
  • Fig. 14 shows a switching state in which the average value of the midpoint current becomes zero (0) in the Vienna converter of Figs. 1 and 3.
  • the midpoint current is equal to i mid , so i NP can be positive (+) or negative (-) momentarily.
  • [PON] which is included in the three switching states shown in Fig. 9, is also regarded as a switching state that makes the midpoint current zero.
  • two PWM methods that have opposite effects on the direction of the midpoint current, namely, OutPWM and InPWM, are classified, and the operating principle of each PWM control method is explained for each operation mode for each case. If OutPWM and InPWM are appropriately used, the voltages of the two capacitors can be controlled to be always the same.
  • the offset determination unit (60) determines an offset based on one of the DPWM control methods selected by the user among the PWM control methods of OutPWM and InPWM, the judgment result of the odd-even determination unit (40) in step 14, that is, the judgment result of whether the sector numbers assigned to the three modulation signals m a , m b , and m c are odd or even, and the operation mode selected by the operation mode selection unit (50) in step 15, and adds the offset determined in this way to m x , m d , and m n mapped by the mapping unit (30) in step 13, thereby generating new modulation signals m x (offset) , m d (offset) , and m n (offset) .
  • the offset determination unit (60) outputs the modulation signals m x(offset) , m d(offfet) , and m n(offset) generated in this manner to the reverse mapping unit (70).
  • the offset determination unit (60) determines the offset based on "OutPWM cmd " indicating one DPWM control method selected by the user among the PWM control methods of OutPWM and InPWM, "Ns” indicating the determination result of the odd-even determination unit (40) in step 14, and "Z” and “Sm” indicating the operation mode selected by the operation mode selection unit (50) in step 15, and adds the offset determined in this way to m x , m d , m n mapped by the mapping unit (30) in step 13, thereby generating new modulation signals m x (offset) , m d (offfet) , m n (offset) .
  • the OutPWM control proposed in this embodiment is a DPWM method that controls the midpoint current of the DC power supply to flow from the midpoint of the DC power supply to the Vienna converter side on average during one cycle of the output voltage.
  • OutPWM control is such that the average value of i NP shown in Fig. 3 has a negative (-) value, so that C1 is charged and C2 is discharged, and therefore the V C1 voltage increases and the V C2 voltage decreases.
  • OutPWM is implemented as follows for each operation mode.
  • the offset determination unit (60) determines the offset according to the following mathematical expression 14.
  • Equation 15 the new modulation signals m x(offset) , m d(offfet) , and m n(offset) are as shown in Equation 15 for odd sectors and as shown in Equation 16 for even sectors.
  • Fig. 15 shows the ZSS operation mode in the OutPWM control of the Vienna converter of Figs. 1 and 3.
  • S max , S mid , and S min represent the max-phase, mid-phase, and min-phase switches of the Vienna converter, respectively.
  • the mid-phase is in a state of pause in the switching operation
  • the min-phase is in a state of pause in the switching operation. Therefore, when looking at the entire cycle including odd and even sectors, it can be seen that at any time, one phase is invariably paused.
  • the output states of max-phase, mid-phase, and min-phase can be any one of [OON], [OOO], and [POO].
  • the mid-point current is in the positive (+) direction
  • the mid-point current is zero (0)
  • the mid-point current is negative (-). Therefore, if the time intervals for selecting [OON] and [POO] of the mid-point current during these switching periods are similar, the average value is zero (0).
  • the output states of max-phase, mid-phase, and min-phase can be any one of [OOO], [POO], and [PPO].
  • [OOO] has zero (0) mid-point current, but [POO] and [PPO] have negative (-) mid-point current. Therefore, in this case, the average value of the mid-point current during the switching period will be negative (-). Therefore, the average value of the midpoint current during one cycle of the output voltage including odd and even sectors becomes negative.
  • the change in common mode voltage in the ZSS operation mode during OutPWM control is as follows.
  • the common mode voltage changes from -(1/6) V dc ⁇ 0 ⁇ (1/6) V dc while the output state changes from [OON] ⁇ [OOO] ⁇ [POO] in odd sectors.
  • the common mode voltage changes from 0 ⁇ (1/6) V dc ⁇ (2/6) V dc while the output state changes from [OOO] ⁇ [POO] ⁇ [PPO] in even sectors. That is, the fluctuation range of the common mode voltage is (1/3) V dc whether it is an odd or even sector.
  • the offset determination unit (60) determines the offset according to the following mathematical expression 17.
  • the new modulation signals m x(offset) , m d(offfet) , and m n(offset) are the same as mathematical expression 15 of the ZSS mode for odd sectors, and are the same as the following mathematical expression 18 for even sectors.
  • Fig. 16 shows the SSM operation mode in the OutPWM control of the Vienna converter of Figs. 1 and 3. Referring to Fig. 16, it can be seen that in the case of an odd sector, the mid-phase is in a state of quiescence in the switching operation, and in the case of an even sector, the max-phase is in a state of quiescence in the switching operation. Therefore, when looking at the entire cycle including odd and even sectors, it can be seen that at any time, one of the phases is in a state of quiescence.
  • the output states of max-phase, mid-phase, and min-phase can be any one of [OON], [PON], and [POO].
  • the mid-point current is in the positive (+) direction, and in the case of [PON], the mid-point current becomes zero (0), and in the case of [POO], the mid-point current is negative (-). Therefore, if the time intervals for selecting [OON] and [POO] during these switching periods are similar, the average value of the mid-point current is zero (0).
  • the output states of max-phase, mid-phase, and min-phase can be any one of [PON], [POO], and [PPO].
  • [PON] has an effective mid-point current of zero (0), but [POO] and [PPO] have negative (-) mid-point currents. Therefore, in this case, the average value of the mid-point current during the switching period will be negative (-). Therefore, the average value of the midpoint current during one cycle of the output voltage including odd and even sectors becomes negative.
  • the common mode voltage fluctuations in the SSM operation mode during OutPWM control are as follows. While the output state in the odd sector changes from [OON] ⁇ [PON] ⁇ [POO], the common mode voltage changes from -(1/6)V dc ⁇ 0 ⁇ (1/6)V dc . Also, while the output state in the even sector changes from [PON] ⁇ [POO] ⁇ [PPO], the common mode voltage changes from 0 ⁇ (1/6)V dc ⁇ (2/6)V dc . That is, the common mode voltage fluctuation range is (1/3)V dc whether it is an odd or even sector.
  • the offset determination unit (60) determines the offset according to the following mathematical expression 19 without distinction between odd and even sectors.
  • Fig. 17 shows the SML operation mode of the OutPWM control of the Vienna converter of Figs. 1 and 3. Referring to Fig. 17, it can be seen that the max phase always pauses the switching operation regardless of the sector, and when looking at the entire cycle, it can be seen that at any time, one phase is always paused.
  • the output states of max-phase, mid-phase, and min-phase are one of [PNN], [PON], and [POO].
  • the mid-point current is zero (0)
  • the effective mid-point current is zero (0)
  • the mid-point current is negative (-)
  • the output states of max-phase, mid-phase, and min-phase are one of [PON], [POO], and [PPO].
  • the effective mid-point current is zero (0), but in the case of [POO] and [PPO], the mid-point current is negative (-), so in this case, the average value of the mid-point current during the switching period will be negative (-). Therefore, the average value of the mid-point current during one cycle of the output voltage including the odd and even sectors is negative (-).
  • the common mode voltage fluctuations in the SML operation mode of OutPWM control are as follows. While the output state in the odd sector changes from [PNN] ⁇ [PON] ⁇ [POO], the common mode voltage changes from -(1/6)V dc ⁇ 0 ⁇ (1/6)V dc . Also, while the output state in the even sector changes from [PON] ⁇ [POO] ⁇ [PPO], the common mode voltage changes from 0 ⁇ (1/6)V dc ⁇ (2/6)V dc . That is, the common mode voltage fluctuation range is (1/3)V dc whether it is an odd or even sector.
  • the InPWM control proposed in this embodiment is a DPWM method that controls the midpoint current of the DC power to flow from the Vienna converter side to the midpoint of the DC power during one cycle of the output voltage.
  • InPWM control is such that the average value of i NP shown in Fig. 3 has a positive (+) value, so that C1 is discharged and C2 is charged, and therefore the V C1 voltage decreases and the V C2 voltage increases.
  • InPWM is implemented as follows for each operation mode.
  • the offset determination unit (60) determines the offset according to the following mathematical expression 20.
  • the new modulation signals m x(offset) , m d(offfet) , and m n(offset) are as in mathematical expression 21 for odd sectors and as in mathematical expression 22 for even sectors.
  • Fig. 18 shows the ZSS operation mode in the InPWM control of the Vienna converter of Figs. 1 and 3.
  • the max phase is in a state of pause in the switching operation
  • the mid phase is in a state of pause in the switching operation. Therefore, when looking at the entire cycle including odd and even sectors, it can be seen that at any time, one phase is invariably in a state of pause.
  • the output states of max-phase, mid-phase, and min-phase are one of [ONN], [OON], and [OOO].
  • the mid-point current is positive (+)
  • the mid-point current is zero (0), so the average value of the mid-point current during this switching period is positive (+).
  • the output states of max-phase, mid-phase, and min-phase are one of [OON], [OOO], and [POO].
  • [OON] has positive (+) mid-point current.
  • [OOO] has zero (0) mid-point current
  • [POO] has negative (-) mid-point current.
  • the common mode voltage fluctuations in the ZSS operation mode during InPWM control are as follows. While the output state in the odd sector changes from [ONN] ⁇ [OON] ⁇ [OOO], the common mode voltage changes from -(2/6) V dc ⁇ -(1/6) V dc ⁇ 0. Also, while the output state in the even sector changes from [OON] ⁇ [OOO] ⁇ [POO], the common mode voltage changes from -(1/6) V dc ⁇ 0 ⁇ (1/6) V dc . That is, the common mode voltage fluctuation range is (1/3) V dc whether it is an odd or even sector.
  • the offset determination unit (60) determines the offset according to the following mathematical expression 23.
  • Equation 24 the new modulation signals m x(offset) , m d(offfet) , and m n(offset) are as follows Equation 24 for odd sectors and as follows Equation 22 for even sectors.
  • Fig. 19 shows the SSM operation mode in the InPWM control of the Vienna converter of Figs. 1 and 3.
  • the low phase is in a state of pause in the switching operation
  • the mid phase is in a state of pause in the switching operation. Therefore, when looking at the entire cycle including odd sectors and even sectors, it can be seen that at any time, one phase is in a state of pause.
  • the output states of max-phase, mid-phase, and min-phase are either [ONN], [OON], or [PON].
  • the mid-point current is in the positive (+) direction, and in the case of [PON], the mid-point current becomes zero (0), so the average value of the mid-point current during this switching period is positive (+).
  • the output states of max-phase, mid-phase, and min-phase are either [OON], [PON], or [POO].
  • the effective mid-point current is zero (0)
  • the effective mid-point current is positive (+) and negative (-) mid-point current, respectively, so in this case, the average value of the mid-point current during the switching period will be zero (0). Therefore, the average value of the midpoint current during one cycle of the output voltage including odd and even sectors becomes positive.
  • the common mode voltage fluctuations in the SSM operation mode during InPWM control are as follows. While the output state in the odd sector changes from [ONN] ⁇ [OON] ⁇ [PON], the common mode voltage changes from -(2/6) V dc ⁇ -(1/6) V dc ⁇ 0. Also, while the output state in the even sector changes from [OON] ⁇ [PON] ⁇ [POO], the common mode voltage changes from -(1/6) V dc ⁇ 0 ⁇ (1/6) V dc . That is, the common mode voltage fluctuation range is (1/3) V dc whether it is an odd sector or an even sector.
  • the offset determination unit (60) determines the offset according to the following mathematical expression 25 without distinction between odd and even sectors.
  • Fig. 20 shows the SML operation mode of the Vienna converter of Figs. 1 and 3 in the case of InPWM control. Referring to Fig. 20, it can be seen that all phases are in a pause during the switching operation regardless of the sector, and when looking at the entire cycle, it can be seen that at any time, one phase is in a pause.
  • the output states of max-phase, mid-phase, and min-phase are either [ONN], [PNN], or [PON].
  • [ONN] the mid-point current is positive
  • [PNN] the mid-point current is zero (0)
  • [PON] the effective mid-point current is zero (0), so the mid-point current has a positive average value during this switching period.
  • the output states of max-phase, mid-phase, and min-phase are either [OON], [PON], or [PPN].
  • the mid-point current is positive, but for [PON] and [PPN], the mid-point current is zero (0), so in this case, the average value of the mid-point current during the switching period will be positive (+). Therefore, the average value of the mid-point current during one cycle of the output voltage including the odd and even sectors is positive (+).
  • the common mode voltage fluctuations in the SML operation mode during InPWM control are as follows. While the output state in the odd sector changes from [ONN] ⁇ [PNN] ⁇ [PON], the common mode voltage changes from -(2/6) V dc ⁇ -(1/6) V dc ⁇ 0. Also, while the output state in the even sector changes from [OON] ⁇ [PON] ⁇ [PPN], the common mode voltage changes from -(1/6) V dc ⁇ 0 ⁇ (1/6) V dc . That is, the common mode voltage fluctuation range is (1/3) V dc whether it is an odd or even sector.
  • FIG. 21 is a flowchart of a modulation signal generation process during InPWM and OutPWM control of the offset determination unit (60) illustrated in FIG. 4.
  • the modulation signal generation process during InPWM and OutPWM control of the offset determination unit (60) consists of the following steps.
  • step 100 the offset determination unit (60) updates the calculation time required for the modulation signal generation process illustrated in FIG. 21 each time it is performed.
  • step 200 the offset determination unit (60) receives an OutPWM cmd signal indicating one of the DPWM control methods among the PWM control methods of OutPWM and InPWM, and if the OutPWM cmd signal indicates outPWM, the process proceeds to step 300. Otherwise, that is, if the OutPWM cmd signal indicates inPWM, the process proceeds to step 400.
  • step 300 the offset determination unit (60) receives the Ns signal from the odd-even determination unit (40), and if the Ns signal indicates an odd sector, the process proceeds to step 301. Otherwise, that is, if the Ns signal indicates an even sector, the process proceeds to step 305.
  • step 301 the offset determination unit (60) receives the Z signal from the operation mode selection unit (50), and if the Z signal indicates the ZSS mode, the process proceeds to step 304. Otherwise, the process proceeds to step 302.
  • step 302 the offset determination unit (60) receives the Sm signal from the operation mode selection unit (50), and if the Sm signal indicates the SSM mode, the process proceeds to step 304. Otherwise, the process proceeds to step 303.
  • step 303 the offset determination unit (60) generates new modulation signals m x(offset) , m d(offfet) , and m n(offset) according to mathematical expression 18.
  • step 304 the offset determination unit (60) generates new modulation signals m x(offset) , m d(offfet) , and m n(offset) according to mathematical expression 15.
  • step 305 the offset determination unit (60) receives a Z signal from the operation mode selection unit (50), and if the Z signal indicates the ZSS mode, the process proceeds to step 307. Otherwise, the process proceeds to step 306.
  • step 306 the offset determination unit (60) generates new modulation signals m x(offset) , m d(offfet) , and m n(offset) according to mathematical expression 18.
  • step 307 the offset determination unit (60) generates new modulation signals m x(offset) , m d(offfet) , and m n(offset) according to mathematical expression 16.
  • step 400 the offset determination unit (60) receives the Ns signal from the odd-even determination unit (40), and if the Ns signal indicates an odd sector, the process proceeds to step 401. Otherwise, that is, if the Ns signal indicates an even sector, the process proceeds to step 404.
  • step 401 the offset determination unit (60) receives the Z signal from the operation mode selection unit (50), and if the Z signal indicates the ZSS mode, the process proceeds to step 403. Otherwise, the process proceeds to step 402.
  • step 402 the offset determination unit (60) generates new modulation signals m x(offset) , m d(offfet) , and m n(offset) according to mathematical expression 24.
  • step 403 the offset determination unit (60) generates new modulation signals m x(offset) , m d(offfet) , and m n(offset) according to mathematical expression 21.
  • step 404 the offset determination unit (60) receives a Z signal from the operation mode selection unit (50), and if the Z signal indicates the ZSS mode, the process proceeds to step 407. Otherwise, the process proceeds to step 405.
  • step 405 the offset determination unit (60) receives a Sm signal from the operation mode selection unit (50), and if the Sm signal indicates the SSM mode, the process proceeds to step 407. Otherwise, the process proceeds to step 406.
  • step 406 the offset determination unit (60) generates new modulation signals m x(offset) , m d(offfet) , and m n(offset) according to mathematical expression 24.
  • step 407 the offset determination unit (60) generates new modulation signals m x(offset) , m d(offfet) , and m n(offset) according to mathematical expression 22.
  • the de-mapping unit (70) and the modulation unit (80) use the modulation signals m x(offset) , m d(offfet) , and m n(offset) generated by the offset determination unit (60) in step 16 to generate control signals S a , S b , and S c , i.e., gating signals S a , S b , and S c , to control the switching of each of the three switching elements S a , S b , and S c of the Vienna converter.
  • the reverse mapping unit (70) sorts the modulation signals m x (offset), m d(offfet ), m n (offset ) generated by the offset determination unit (60) in step 16 according to the order of the three modulation signals m x(offset) , m d(offfet) , m n(offset) corresponding to the size identification numbers "N compare" assigned to the three modulation signals m a, m b, and m c by the relative size determination unit (10) in step 11, and maps the modulation signals m x(offset) , m d(offfet) , m n(offset) sorted in this way to the three-phase modulation signals m a(offset) , m b(offfet) , m c(offset) in the sorted order.
  • Table 4 shows the order of modulation signals m x(offset) , m d(offset) , and m n (offset) corresponding to the size identification number "N compare " assigned to three modulation signals m a , m b , and m c, i.e., the relationship between the input and output of the reverse mapping unit (70).
  • the de-mapping unit (70) can restore the values of the original phases by using the magnitude identification number "N compare " assigned to the three modulation signals m a , m b , and m c .
  • the three-phase modulation signals m a (offset) , m b (offfet) , and m c (offset) finally obtained from the de-mapping unit (70) become waveforms in which the offset is added to the original modulation signals m a , m b , and m c .
  • the modulation unit (80) uses two carrier signals Wp and Wn to modulate the three-phase modulation signals m a (offset) , m b (offset) , and m c (offset) mapped by the reverse mapping unit (70) in step 17 by PWM (Pulse Width Modulation), thereby generating control signals S a , S b , and S c for controlling the switching of each of the three switching elements S a , S b , and S c of the Vienna converter.
  • PWM Pulse Width Modulation
  • FIG. 22 is a configuration diagram of the modulation unit (80) illustrated in FIG. 4.
  • Wp and Wn represent carrier signals, respectively.
  • Wp is a triangle wave moving between 0 and 1
  • Wn is a triangle wave moving between -1 and 0.
  • the operation result of two comparators and one AND gate for phase a can be expressed by the following mathematical expression 26.
  • the operation result of two comparators and one AND gate for phase b can be expressed by the following mathematical expression 27
  • the operation result of two comparators and one AND gate for phase c can be expressed by the following mathematical expression 28.
  • the DPWM proposed in this embodiment has the advantage of significantly reducing switching loss.
  • the average value of one cycle of the midpoint current becomes negative (-) and flows from the midpoint toward the Vienna converter
  • InPWM the average value of one cycle of the midpoint current becomes positive (+) and flows from the Vienna converter toward the midpoint, so that the direction control of the midpoint current is possible and therefore the voltage balancing operation of the DC-side capacitor is possible.
  • the effective switching frequency is lowered, the switching loss can be reduced, the efficiency of the converter is increased, the safety and reliability of the circuit are increased, and long-term stable operation is enabled.
  • the midpoint current can be controlled simultaneously with the DPWM control, voltage balancing between two DC power supplies on the DC side composed of capacitors is enabled, and a stable PWM control method can be applied.
  • an appropriate size of a DC capacitor can be applied according to the control response speed, the use of an excessively large capacitor can be avoided.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Rectifiers (AREA)

Abstract

La présente invention concerne un procédé et un appareil de commande de DPWM d'un convertisseur de puissance triphasé à trois niveaux, le procédé consistant à : associer à mx une valeur maximale parmi trois signaux de modulation ma, mb et mc, associer à md une valeur médiane, et associer à mn une valeur minimale ; sélectionner un mode de fonctionnement parmi de multiples modes de fonctionnement sur la base d'une différence d'amplitude de mx, md et mn ; additionner à mx, md et mn un décalage déterminé sur la base du mode de fonctionnement de façon à générer trois signaux de modulation mx(offset), md(offset) et mn(offset) ; et générer un signal de commande pour commander la commutation de chaque élément interrupteur parmi trois éléments interrupteurs du convertisseur de puissance triphasé à trois niveaux à l'aide des trois signaux de modulation mx(offset), md(offset) et mn(offset). Par conséquent, la présente invention peut améliorer en même temps la qualité d'une tension de sortie et le rendement de conversion de puissance.
PCT/KR2024/015623 2023-10-17 2024-10-15 Procédé et appareil de commande de dpwm d'un convertisseur de puissance triphasé à trois niveaux Pending WO2025084757A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020230138688A KR102669599B1 (ko) 2023-10-17 2023-10-17 3상 3-레벨 전력 컨버터의 dpwm 제어 방법 및 장치
KR10-2023-0138688 2023-10-17

Publications (1)

Publication Number Publication Date
WO2025084757A1 true WO2025084757A1 (fr) 2025-04-24

Family

ID=91277133

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2024/015623 Pending WO2025084757A1 (fr) 2023-10-17 2024-10-15 Procédé et appareil de commande de dpwm d'un convertisseur de puissance triphasé à trois niveaux

Country Status (2)

Country Link
KR (1) KR102669599B1 (fr)
WO (1) WO2025084757A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102669599B1 (ko) * 2023-10-17 2024-05-28 주식회사 에코스 3상 3-레벨 전력 컨버터의 dpwm 제어 방법 및 장치

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102570150B1 (ko) * 2023-03-21 2023-08-25 주식회사 에코스 공통모드 전압 변동에 의한 누설전류를 최소화하는 3상 3-레벨 컨버터의 pwm 제어 방법 및 그 전력 변환 장치
KR102570152B1 (ko) * 2023-03-21 2023-08-25 주식회사 에코스 스위칭 손실을 최소화하는 3상 3-레벨 컨버터를 사용하는 전력 변환 장치
KR102669599B1 (ko) * 2023-10-17 2024-05-28 주식회사 에코스 3상 3-레벨 전력 컨버터의 dpwm 제어 방법 및 장치

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102570150B1 (ko) * 2023-03-21 2023-08-25 주식회사 에코스 공통모드 전압 변동에 의한 누설전류를 최소화하는 3상 3-레벨 컨버터의 pwm 제어 방법 및 그 전력 변환 장치
KR102570152B1 (ko) * 2023-03-21 2023-08-25 주식회사 에코스 스위칭 손실을 최소화하는 3상 3-레벨 컨버터를 사용하는 전력 변환 장치
KR102669599B1 (ko) * 2023-10-17 2024-05-28 주식회사 에코스 3상 3-레벨 전력 컨버터의 dpwm 제어 방법 및 장치

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
KIM SU-HYEON, GO YOUNG-MIN, LEE JUNE-SEOK: "L-filter Design of Vienna Rectifier with DPWM Method", TRANSACTIONS OF THE KOREAN INSTITUTE OF ELECTRICAL ENGINEERS, KOREA, vol. 71, no. 9, 30 September 2022 (2022-09-30), KOREA , pages 1250 - 1258, XP093307256, ISSN: 1975-8359, DOI: 10.5370/KIEE.2022.71.9.1250 *
NAYEEMUDDIN M, RAO C SRINIVASA: "Space Vector Based High Performance Discontinuous Pulse Width Modulation Algorithms for VSI Fed AC Drive", INNOVATIVE SYSTEMS DESIGN AND ENGINEERING, vol. 7, no. 7, 1 January 2016 (2016-01-01), XP093307257, ISSN: 2222-1727 *

Also Published As

Publication number Publication date
KR102669599B1 (ko) 2024-05-28

Similar Documents

Publication Publication Date Title
US5910892A (en) High power motor drive converter system and modulation control
CA2249856C (fr) Convertisseur de moteur d'entrainement a grande puissance a cinq niveaux et systeme de commande
WO2016089032A1 (fr) Dispositif d'entraînement de moteur, climatiseur le comprenant et son procédé de commande
WO2025084757A1 (fr) Procédé et appareil de commande de dpwm d'un convertisseur de puissance triphasé à trois niveaux
US4449176A (en) Single phase regeneration with a polyphase rectification power circuit
WO2018056506A1 (fr) Convertisseur de source de tension comprenant un filtre actif hybride
US6437998B1 (en) Rectifying circuit and control method therefor
Lyons et al. Innovation IGCT main drives
WO2019088678A1 (fr) Climatiseur et redresseur
NO172467C (no) Fremgangsmaate for styring av en stroemretterkobling, samt tilsvarende stroemretterkobling
WO2015020463A1 (fr) Dispositif d'alimentation électrique
WO2019139216A1 (fr) Procédé et appareil de commande de modulation de largeur d'impulsion pour maintenir constant un courant côté courant continu dans un convertisseur à trois niveaux
WO2020116817A1 (fr) Procédé de conversion de puissance
WO2024147695A1 (fr) Convertisseur isolé bidirectionnel
EP3676945A1 (fr) Climatiseur et redresseur
Ziegler et al. Implementation of a two steps commutated matrix converter
WO2018124467A1 (fr) Dispositif de commande de moteur électrique et procédé de commande du dispositif de commande de moteur électrique
Bernet et al. Design and comparison of 4.16 kV neutral point clamped, flying capacitor and series connected H-bridge multi-level converters
Kim et al. A novel structure of multi-level high voltage source inverter
Younis et al. Enhanced level-shifted modulation for a three-phase five-level modified modular multilevel converter (MMC)
WO2012161547A2 (fr) Appareil de commande d'un courant de rotor dans un moteur à induction du type à rotor bobiné
JPH0655032B2 (ja) 電流型コンバ−タの保護装置
WO2015026096A1 (fr) Dispositif d'alimentation électrique
WO2018236087A1 (fr) Dispositif d'alimentation électrique et procédé de fourniture d'énergie à une charge
US5400242A (en) Multi-series inverter arrangement

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 24880094

Country of ref document: EP

Kind code of ref document: A1