[go: up one dir, main page]

WO2024234723A1 - TRANSMISSION OPTIMIZATION IN INTERNET OF THINGS (IoT) SYSTEM - Google Patents

TRANSMISSION OPTIMIZATION IN INTERNET OF THINGS (IoT) SYSTEM Download PDF

Info

Publication number
WO2024234723A1
WO2024234723A1 PCT/CN2024/073803 CN2024073803W WO2024234723A1 WO 2024234723 A1 WO2024234723 A1 WO 2024234723A1 CN 2024073803 W CN2024073803 W CN 2024073803W WO 2024234723 A1 WO2024234723 A1 WO 2024234723A1
Authority
WO
WIPO (PCT)
Prior art keywords
resources
resource
processor
response
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
PCT/CN2024/073803
Other languages
French (fr)
Inventor
Xiaodong Yu
Zhi YAN
Haipeng Lei
Zhennian SUN
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lenovo Beijing Ltd
Original Assignee
Lenovo Beijing Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lenovo Beijing Ltd filed Critical Lenovo Beijing Ltd
Priority to PCT/CN2024/073803 priority Critical patent/WO2024234723A1/en
Publication of WO2024234723A1 publication Critical patent/WO2024234723A1/en
Pending legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/70Admission control; Resource allocation
    • H04L47/78Architectures of resource allocation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00Arrangements affording multiple use of the transmission path
    • H04L5/003Arrangements for allocating sub-channels of the transmission path
    • H04L5/0053Allocation of signalling, i.e. of overhead other than pilot signals
    • H04L5/0055Physical resource allocation for ACK/NACK
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W72/00Local resource management
    • H04W72/02Selection of wireless resources by user or terminal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W72/00Local resource management
    • H04W72/20Control channels or signalling for resource management
    • H04W72/25Control channels or signalling for resource management between terminals via a wireless link, e.g. sidelink
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W72/00Local resource management
    • H04W72/40Resource management for direct mode communication, e.g. D2D or sidelink

Definitions

  • the present disclosure relates to wireless communications, and more specifically to transmission optimization in internet of things (IoT) system.
  • IoT internet of things
  • a wireless communications system may include one or multiple network communication devices, such as base stations (BSs) , which may be otherwise known as an eNodeB (eNB) , a next-generation NodeB (gNB) , or other suitable terminology.
  • BSs base stations
  • eNB eNodeB
  • gNB next-generation NodeB
  • Each network communication devices such as a base station may support wireless communications for one or multiple user communication devices, which may be otherwise known as user equipment (UE) , or other suitable terminology.
  • the wireless communications system may support wireless communications with one or multiple user communication devices by utilizing resources of the wireless communication system (e.g., time resources (e.g., symbols, slots, subframes, frames, or the like) or frequency resources (e.g., subcarriers, carriers) .
  • time resources e.g., symbols, slots, subframes, frames, or the like
  • frequency resources e.g., subcarriers, carriers
  • the wireless communications system may support wireless communications across various radio access technologies including third generation (3G) radio access technology, fourth generation (4G) radio access technology, fifth generation (5G) radio access technology, among other suitable radio access technologies beyond 5G (e.g., sixth generation (6G) ) .
  • 3G third generation
  • 4G fourth generation
  • 5G fifth generation
  • 6G sixth generation
  • the wireless communication system may include an ambient Internet of Things (IoT) device.
  • IoT Internet of Things
  • the wireless communication system may include a considerable number of ambient IoT devices and the ambient IoT devices have specific characteristics (for example, a tag IoT device without a battery) compared with a general terminal device in certain aspects, which means that an data transmission or network access procedure from the ambient IoT device may be further optimized with respect to the characteristics of the ambient IoT devices.
  • the present disclosure relates to a base station, a user equipment, processors and methods that support transmission optimization in IoT system.
  • Some implementations of the method and devices described herein include, receiving, from one or more second devices, one or more first transmissions on a first set of configured resources; determining whether a usage of the first set of configured resources satisfies a threshold; based on determining that the usage of the first set of configured resources satisfies the threshold, transmitting to at least one second device: i) a first configuration indicating a second set of configured resources different than the first set of configured resources or ii) a second configuration indicating a set of resources.
  • Some implementations of the method and devices described herein may further include receiving, from the one or more second devices, the one or more first transmissions on the second set of configured resources; or receiving, from the one or more second devices, one or more first transmissions on a combination resource set comprising the first set of configured resources and the set of resources.
  • Some implementations of the method and devices described herein may further include detecting a first usage of a first number of resources of the first set of configured resources or a second usage of a second number of resources of the first set of configured resources, wherein the first usage is indicative of the first number of resources being used, and wherein the second usage is indicative of the second number of resources being unused; determining a usage ratio or a non-usage ratio based on the first set of configured resources and at least one of the first number of resources or the second number of resources; and performing a first comparison between the usage ratio and a first threshold or a second comparison between the non-usage ratio and a second threshold, wherein the first threshold and the second threshold are configurable. Determining whether the usage of the first set of configured resources satisfies the threshold is based on one or more of the first comparison or the second comparison.
  • Some implementations of the method and devices described herein may further include, based on that the usage ratio is greater than or equal to the first threshold or the non-usage ratio is less than or equal to the second threshold, determining that the usage of first set of configured resources satisfies the threshold.
  • Some implementations of the method and devices described herein may further include detecting a corresponding usage of at least one resource based on an energy level or a power level associated with the at least one resource, or detecting that the corresponding usage of the at least one resource based in part on at least one first transmission of the one or more first transmissions.
  • Some implementations of the method and devices described herein may further include transmitting a mapping configuration to the one or more second devices, wherein the mapping configuration indicates a plurality of association relationships between a plurality of response resources and a plurality of resources of the first set of configured resources, the second set of configured resources, or a combination resource set comprising the first set of configured resources and the set of resources.
  • Some implementations of the method and devices described herein may further include transmit a response message for at least one first transmission on a response resource associated with a resource for the at least one first transmission.
  • the response resource is within a respective time window that is associated with the one of the following: the set of configured resource, the further set of configured resources, or the combination resource set comprising the set of configured resources and the set of additional resources.
  • resources in the plurality of resources are multiplexed in a time domain, a frequency domain and a code domain, a first resource of the plurality of resources is associated with a first response resource, and a second resource of the plurality of resources is associated with a second response resource, and the first response resource is different from the second response resource in the time domain, or the first response resource is different from the second response resource by the time domain and the frequency domain.
  • resources in the plurality of resources are multiplexed in a time domain and a frequency domain; a third resource of the plurality of resources is associated with a third response resource, and a fourth resource of the plurality of resources is associated with a fourth response resource, and the third response resource is different from the fourth response resource by the time domain and the frequency domain.
  • resources in the plurality of resources are multiplexed in a time domain and a code domain; a fifth resource of the plurality of resources is associated with a fifth response resource, and a sixth resource of the plurality of resources is associated with a sixth response resource, and the fifth response resource is different from the sixth response resource by the time domain.
  • the mapping configuration is comprised in at least one of third configuration information that indicates the set of configured resources, the first configuration information, or the second configuration.
  • a resource of the plurality of resources is identified by a code multiplexed index, a frequency multiplexed index and a time multiplexed index; and the mapping configuration comprises a reference time interval offset value and a plurality of index offset values, for determining, in the plurality of response resources, an index of a response resource associated with the resource, the reference time interval offset value indicates an offset between a first reference time position of the plurality of resources and a second reference time position of the plurality of response resources, and an index offset value of the plurality of index offset values is associated with the number of code multiplexed indexes, the number of the frequency multiplexed indexes and the number of the time multiplexed indexes.
  • the first device comprises a network device or a relay/repeater device providing a network access for the one or more other devices, user equipment or terminal devices
  • the second device comprises an ambient internet of things (IoT) device
  • the first transmission comprises an uplink data transmission or a sidelink transmission.
  • IoT internet of things
  • Some implementations of the method and devices described herein may further include transmitting a synchronization message to the one or more other devices; and transmitting third configuration that indicates the first set of configured resources.
  • the synchronization signal can be used to supply energy for the second device.
  • Some implementations of the method and devices described herein include, transmitting, on a set of configured resources, a first data transmission to a first device; receiving, from the first device, i) a first configuration indicating a second set of configured resources different than the first set of configured resources or ii) a second configuration indicating a set of resources, wherein the first configuration or the second configuration is transmitted based on that a usage of the first set of configured resources satisfies a threshold.
  • Some implementations of the method and devices described herein may further include transmitting, on the second set of configured resources, the first transmission to the first device; or transmitting on a combination resource set comprising the first set of configured resources and the set of resources, the first transmission to the first device.
  • Some implementations of the method and devices described herein may further include receiving a mapping configuration from the first device, wherein the mapping configuration indicates a plurality of association relationships between a plurality of response resources and a plurality of resources of the set of configured resources, a further set of configured resources, or a combination resource set comprising the set of configured resources and the set of additional resources.
  • Some implementations of the method and devices described herein may further include receiving a response message for the first transmission on a response resource associated with a resource for the first transmission.
  • the response resource is within a respective time window that is associated with the one of the following: the set of configured resource, the further set of configured resources, or the combination resource set comprising the set of configured resources and the set of additional resources.
  • resources in the plurality of resources are multiplexed in a time domain, a frequency domain and a code domain, a first resource of the plurality of resources is associated with a first response resource, and a second resource of the plurality of resources is associated with a second response resource, and the first response resource is different from the second response resource in the time domain, or the first response resource is different from the second response resource by the time domain and the frequency domain.
  • the resources are multiplexed in a time domain and a frequency domain; a third resource of the plurality of resources is associated with a third response resource, and a fourth resource of the plurality of resources is associated with a fourth response resource, and the third response resource is different from the fourth response resource by the time domain and the frequency domain.
  • resources in the plurality of resources are multiplexed in a time domain and a code domain; a fifth resource of the plurality of resources is associated with a fifth response resource, and a sixth resource of the plurality of resources is associated with a sixth response resource, and the fifth response resource is different from the sixth response resource by the time domain.
  • the mapping configuration is comprised in at least one of third configuration that indicates the first set of configured resources, the first configuration, or the second configuration.
  • the first device comprises a network device or a relay/repeater device providing a network access for the one or more other devices, user equipment or terminal devices
  • the second device comprises an ambient internet of things (IoT) device
  • the first data transmission comprises an uplink data transmission or a sidelink transmission.
  • IoT internet of things
  • Some implementations of the method and devices described herein may further include detecting, on the first set of response resources, a first response message for the first transmission; based on detecting the first response message is not received, transmitting the first transmission to the first device on the at least one candidate set of response resources; and receiving the first response message on the at least one candidate set of response resources associated with the at least one candidate set of resources.
  • the first device comprises a network device or a relay/repeater device providing a network access for the one or more other devices or a user equipment terminal device
  • the second device comprises an ambient internet of things (IoT) device
  • the first transmission comprises an uplink transmission or a sidelink transmission.
  • IoT internet of things
  • Some implementations of the method and devices described herein include, transmitting configuration information to one or more second devices, wherein the configuration information indicates a plurality of sets of resources for the one or more second devices to select for transmitting first transmissions; and receiving, from a second device of the one or more second devices, one or more first transmissions on one or more sets of resources that are selected by the second device from the plurality of sets of resources.
  • the configuration information further indicates a set of response resources associated with the plurality sets of resources
  • some implementations of the method and devices described herein may further include: transmitting, to the second device, a response message for the received one or more first transmissions on the set of response resources.
  • the first device comprises a network device or a relay device providing a network access for the one or more other devices or a user equipment terminal device
  • the second device comprises an ambient internet of things (IoT) device
  • the first transmission comprises an uplink transmission or a sidelink transmission.
  • IoT internet of things
  • Some implementations of the method and devices described herein include, receiving configuration information from a first device, wherein the configuration information indicates a plurality of sets of resources for the second device to select for transmitting a first transmission; selecting one or more sets of resource from the plurality of sets of resources; and transmitting, to the first device, one or more first transmissions on the one or more sets of resource.
  • the configuration information further indicates a set of response resources associated with the plurality sets of resources
  • some implementations of the method and devices described herein may further include receiving, from the first device, a response message for the received one or more first transmissions on the set of response resources.
  • the first device comprises a network device or a relay/repeater device providing a network access for the one or more other devices, user equipment or terminal devices
  • the second device comprises an ambient internet of things (IoT) device
  • the first transmission comprises an uplink data transmission or a sidelink transmission.
  • IoT internet of things
  • FIG. 1A illustrates an example of a wireless communications system that supports transmission optimization in accordance with aspects of the present disclosure.
  • FIG. 1B illustrates an example scenario of a IoT system that supports transmission optimization in accordance with aspects of the present disclosure.
  • FIG. 1C illustrates an example procedure of a random access channel (RACH) for initial access.
  • RACH random access channel
  • FIG. 2 illustrates an example signaling diagram illustrating an example process that supports transmission optimization in accordance with aspects of the present disclosure.
  • FIG. 3a-FIG. 3d illustrate examples of mapping configurations between resources and response resources in accordance with aspects of the present disclosure.
  • FIG. 4a-FIG. 4c illustrate example procedures of transmission optimization procedure for the IoT system in accordance with aspects of the present disclosure.
  • FIG. 5 illustrates another example signaling diagram illustrating another example process that supports transmission optimization in accordance with aspects of the present disclosure.
  • FIG. 6 illustrates an example procedure of transmission optimization procedure for the IoT system in accordance with aspects of the present disclosure.
  • FIG. 7 illustrates a further example signaling diagram illustrating another example process that supports transmission optimization in accordance with aspects of the present disclosure.
  • FIG. 8 illustrates an example procedure of transmission optimization procedure for the IoT system in accordance with aspects of the present disclosure.
  • FIGS. 9-14 illustrate examples of devices that support carrier wave node determination in accordance with aspects of the present disclosure.
  • FIGS. 15-20 illustrate examples of processors that support carrier wave node determination in accordance with aspects of the present disclosure.
  • FIG. 21 illustrates a flowchart of a method that supports transmission optimization in accordance with aspects of the present disclosure.
  • FIG. 22 illustrates a flowchart of a method that supports transmission optimization in accordance with aspects of the present disclosure.
  • FIG. 23 illustrates a flowchart of a method that supports transmission optimization in accordance with aspects of the present disclosure.
  • FIG. 24 illustrates a flowchart of a method that supports transmission optimization in accordance with aspects of the present disclosure.
  • FIG. 25 illustrates a flowchart of a method that supports transmission optimization in accordance with aspects of the present disclosure.
  • FIG. 26 illustrates a flowchart of a method that supports transmission optimization in accordance with aspects of the present disclosure.
  • references in the present disclosure to “one embodiment, ” “an example embodiment, ” “an embodiment, ” “some embodiments, ” and the like indicate that the embodiment (s) described may include a particular feature, structure, or characteristic, but it is not necessary that every embodiment includes the particular feature, structure, or characteristic. Moreover, such phrases do not necessarily refer to the same embodiment (s) . Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.
  • first and second or the like may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another element. For example, a first element could also be termed as a second element, and similarly, a second element could also be termed as a first element, without departing from the scope of embodiments. As used herein, the term “and/or” includes any and all combinations of one or more of the listed terms.
  • the term “communication network” refers to a network following any suitable communication standards, such as, 5G new radio (NR) , LTE, LTE-Advanced (LTE-A) , Wideband Code Division Multiple Access (WCDMA) , High-Speed Packet Access (HSPA) , Narrow Band Internet of Things (NB-IoT) , and so on.
  • NR 5G new radio
  • LTE Long Term Evolution
  • LTE-A LTE-Advanced
  • WCDMA Wideband Code Division Multiple Access
  • HSPA High-Speed Packet Access
  • NB-IoT Narrow Band Internet of Things
  • the communications between a UE and a network device in the communication network may be performed according to any suitable generation communication protocols, including but not limited to, the first generation (1G) , the second generation (2G) , 2.5G, 2.75G, the third generation (3G) , the 4G, 4.5G, the 5G communication protocols, and/or any other protocols either currently known or to be developed in the future.
  • any suitable generation communication protocols including but not limited to, the first generation (1G) , the second generation (2G) , 2.5G, 2.75G, the third generation (3G) , the 4G, 4.5G, the 5G communication protocols, and/or any other protocols either currently known or to be developed in the future.
  • Embodiments of the present disclosure may be applied in various communication systems. Given the rapid development in communications, there will also be future type communication technologies and systems in which the present disclosure may be embodied. It should not be seen as limiting the scope of the present disclosure to only the aforementioned systems.
  • the term “network device” generally refers to a node in a communication network via which a UE can access the communication network and receive services therefrom.
  • the network device may refer to a base station (BS) or an access point (AP) , for example, a node B (NodeB or NB) , a radio access network (RAN) node, an evolved NodeB (eNodeB or eNB) , a NR NB (also referred to as a gNB) , a Remote Radio Unit (RRU) , a radio header (RH) , an infrastructure device for a vehicle-to-everything (V2X) communication, a transmission and reception point (TRP) , a reception point (RP) , a remote radio head (RRH) , a relay, an integrated access and backhaul (IAB) node, a low power node such as a femto a base station (BS) , a pico BS, and so forth
  • the network device may further refer to a network function (NF) in the core network, for example, a service management function (SMF) , an access and mobility management function (AMF) , a policy control function (PCF) , a user plane function (UPF) or devices with same function in future network architectures, and so forth.
  • NF network function
  • SMF service management function
  • AMF access and mobility management function
  • PCF policy control function
  • UPF user plane function
  • a UE generally refers to any end device that may be capable of wireless communications.
  • a UE may also be referred to as a communication device, a terminal device, an end user device, a subscriber station (SS) , an unmanned aerial vehicle (UAV) , a portable subscriber station, a mobile station (MS) , or an access terminal (AT) .
  • SS subscriber station
  • UAV unmanned aerial vehicle
  • MS mobile station
  • AT access terminal
  • the UE may include, but is not limited to, a mobile phone, a cellular phone, a smart phone, a voice over IP (VoIP) phone, a wireless local loop phone, a tablet, a wearable UE, a personal digital assistant (PDA) , a portable computer, a desktop computer, an image capture UE such as a digital camera, a gaming UE, a music storage and playback appliance, a vehicle-mounted wireless UE, a wireless endpoint, a mobile station, laptop-embedded equipment (LEE) , laptop-mounted equipment (LME) , a USB dongle, a smart device, wireless customer-premises equipment (CPE) , an Internet of Things (loT) device, a watch or other wearable, a head-mounted display (HMD) , a vehicle, a drone, a medical device (for example, a remote surgery device) , an industrial device (for example, a robot and/or other wireless devices operating in an industrial and/or an automated processing chain
  • A-IoT (Ambient IoT) device” refers to a device without batteries or with limited energy storage capabilities.
  • energy is provided by harvesting radio waves, light, motion, heat, or any other suitable source.
  • A-IoT device can also be called zero-power terminals, near-zero power terminals, passive IoT device, ambient backscatter communication (AmBC) device, tag, etc.
  • AmBC ambient backscatter communication
  • A-IoT has lower complexity and lower power consumption, and is suitable for more application scenarios.
  • IoT has attracted much attention in the wireless communication world. More ‘things’ are expected to be interconnected for improving productivity efficiency and increasing comforts of life. Further reduction of size, complexity, and power consumption of IoT devices can enable the deployment of tens or even hundreds of billion IoT devices for various applications and provide added value across the entire value chain. It is impossible to power all the IoT devices by battery that needs to be replaced or recharged manually, which leads to high maintenance cost, serious environmental issues, and even safety hazards for some use cases (e.g., wireless sensor in electric power and petroleum industry) .
  • TR 22.840 is being developed by SA1 to capture use cases, traffic scenarios, device constraints of ambient power-enabled Internet of Things and identify new potential service requirements as well as new KPIs.
  • SA1 are considering devices being either battery-less or with limited energy storage capability (i.e., using a capacitor) and the energy is provided through the harvesting of radio waves, light, motion, heat, or any other power source that could be seen suitable.
  • TR 22.840 An example type of application in TR 22.840 is asset identification, which presently has to resort mainly to barcode and RFID in most industries.
  • the main advantage of these two technologies is the ultra-low complexity and small form factor of the tags.
  • the limited reading range of a few meters usually requires handheld scanning which leads to labor intensive and time-consuming operations, or RFID portals/gates which leads to costly deployments.
  • the lack of interference management scheme results in severe interference between RFID readers and capacity problems, especially in case of dense deployment. It is hard to support large-scale network with seamless coverage for RFID.
  • TSG RAN has completed a Rel-18 RAN-level SI on Ambient IoT, which provides a terminological and scoping framework for future discussions of Ambient IoT. This has defined representative use cases, deployment scenarios, connectivity topologies, Ambient IoT devices, design targets, and required functionalities; it also conducted a preliminary feasibility assessment, and gave recommendations for down-selection in setting the scope of a further WG-level study.
  • a UE 104 may also be able to support wireless communication directly with other UEs 104 over a communication link 114.
  • a UE 104 may support wireless communication directly with another UE 104 over a device-to-device (D2D) communication link.
  • D2D device-to-device
  • the communication link 114 may be referred to as a sidelink.
  • a UE 104 may support wireless communication directly with another UE 104 over a PC5 interface.
  • one or more network entities 102 may include subcomponents, such as an access network entity, which may be an example of an access node controller (ANC) .
  • An ANC may communicate with the one or more UEs 104 through one or more other access network transmission entities, which may be referred to as a radio heads, smart radio heads, or transmission-reception points (TRPs) .
  • TRPs transmission-reception points
  • a network entity 102 may be configured in a disaggregated architecture, which may be configured to utilize a protocol stack physically or logically distributed among two or more network entities 102, such as an integrated access backhaul (IAB) network, an open RAN (O-RAN) (e.g., a network configuration sponsored by the O-RAN Alliance) , or a virtualized RAN (vRAN) (e.g., a cloud RAN (C-RAN) ) .
  • IAB integrated access backhaul
  • O-RAN open RAN
  • vRAN virtualized RAN
  • C-RAN cloud RAN
  • a network entity 102 may include one or more of a central unit (CU) , a distributed unit (DU) , a radio unit (RU) , a RAN Intelligent Controller (RIC) (e.g., a Near-Real Time RIC (Near-RT RIC) , a Non-Real Time RIC (Non-RT RIC) ) , a Service Management and Orchestration (SMO) system, or any combination thereof.
  • CU central unit
  • DU distributed unit
  • RU radio unit
  • RIC RAN Intelligent Controller
  • RIC e.g., a Near-Real Time RIC (Near-RT RIC) , a Non-Real Time RIC (Non-RT RIC)
  • SMO Service Management and Orchestration
  • An RU may also be referred to as a radio head, a smart radio head, a remote radio head (RRH) , a remote radio unit (RRU) , or a transmission reception point (TRP) .
  • One or more components of the network entities 102 in a disaggregated RAN architecture may be co-located, or one or more components of the network entities 102 may be located in distributed locations (e.g., separate physical locations) .
  • one or more network entities 102 of a disaggregated RAN architecture may be implemented as virtual units (e.g., a virtual CU (VCU) , a virtual DU (VDU) , a virtual RU (VRU) ) .
  • VCU virtual CU
  • VDU virtual DU
  • VRU virtual RU
  • Split of functionality between a CU, a DU, and an RU may be flexible and may support different functionalities depending upon which functions (e.g., network layer functions, protocol layer functions, baseband functions, radio frequency functions, and any combinations thereof) are performed at a CU, a DU, or an RU.
  • functions e.g., network layer functions, protocol layer functions, baseband functions, radio frequency functions, and any combinations thereof
  • a functional split of a protocol stack may be employed between a CU and a DU such that the CU may support one or more layers of the protocol stack and the DU may support one or more different layers of the protocol stack.
  • control plane entity may manage non-access stratum (NAS) functions, such as mobility, authentication, and bearer management (e.g., data bearers, signal bearers, etc. ) for the one or more UEs 104 served by the one or more network entities 102 associated with the core network 106.
  • NAS non-access stratum
  • the core network 106 may communicate with the packet data network 108 over one or more backhaul links 116 (e.g., via an S1, N2, N2, or another network interface) .
  • the packet data network 108 may include an application server 118.
  • one or more UEs 104 may communicate with the application server 118.
  • a UE 104 may establish a session (e.g., a protocol data unit (PDU) session, or the like) with the core network 106 via a network entity 102.
  • the core network 106 may route traffic (e.g., control information, data, and the like) between the UE 104 and the application server 118 using the established session (e.g., the established PDU session) .
  • the PDU session may be an example of a logical connection between the UE 104 and the core network 106 (e.g., one or more network functions of the core network 106) .
  • the network entities 102 and the UEs 104 may support various frame structures (i.e., multiple frame structures) .
  • the network entities 102 and the UEs 104 may support various frame structures based on one or more numerologies.
  • a time interval of a resource may be organized according to frames (also referred to as radio frames) .
  • Each frame may have a duration, for example, a 10 millisecond (ms) duration.
  • each frame may include multiple subframes.
  • each frame may include 10 subframes, and each subframe may have a duration, for example, a 1 ms duration.
  • each frame may have the same duration.
  • each subframe of a frame may have the same duration.
  • a time interval of a resource may be organized according to slots.
  • a subframe may include a number (e.g., quantity) of slots.
  • the number of slots in each subframe may also depend on the one or more numerologies supported in the wireless communications system 100.
  • a slot For a normal cyclic prefix, a slot may include 14 symbols.
  • a slot For an extended cyclic prefix (e.g., applicable for 60 kHz subcarrier spacing) , a slot may include 12 symbols.
  • an electromagnetic (EM) spectrum may be split, based on frequency or wavelength, into various classes, frequency bands, frequency channels, etc.
  • the wireless communications system 100 may support one or multiple operating frequency bands, such as frequency range designations FR1 (410 MHz –7.125 GHz) , FR2 (24.25 GHz –52.6 GHz) , FR3 (7.125 GHz –24.25 GHz) , FR4 (52.6 GHz –114.25 GHz) , FR4a or FR4-1 (52.6 GHz –71 GHz) , and FR5 (114.25 GHz –300 GHz) .
  • FR1 410 MHz –7.125 GHz
  • FR2 24.25 GHz –52.6 GHz
  • FR3 7.125 GHz –24.25 GHz
  • FR4 (52.6 GHz –114.25 GHz)
  • FR4a or FR4-1 52.6 GHz –71 GHz
  • FR5 114.25 GHz
  • the network entities 102 and the UEs 104 may perform wireless communications over one or more of the operating frequency bands.
  • FR1 may be used by the network entities 102 and the UEs 104, among other equipment or devices for cellular communications traffic (e.g., control information, data) .
  • FR2 may be used by the network entities 102 and the UEs 104, among other equipment or devices for short-range, high data rate capabilities.
  • FR1 may be associated with one or multiple numerologies (e.g., at least three numerologies) .
  • FR2 may be associated with one or multiple numerologies (e.g., at least 2 numerologies) .
  • FIG. 1B illustrates an example scenario of a IoT system that supports transmission optimization in accordance with aspects of the present disclosure.
  • the automated warehouse inventory scenario includes multiple stages, which are divided into verification and unloading, gate-in inventory, inventory, gate-out inventory and check &loading. Along with the transfer, storage and inventory of goods, a large amount of warehousing information will be generated. This information generally has the characteristics of frequent data read operations and large data volumes. Ambient IoT devices are attached to items of different values and usage, such as pallet containers and individual product, and relevant communication equipment is deployed. Through the information interaction between communication equipment and tags, accurate and rapid inventory and efficient management of storage information can be realized in each stage.
  • the ambient IoT devices attached to the products pass through the “gate” , or is in the inventory, the ambient IoT devices are required to transmit massive data transmission to the “gate” or the network access point in the inventory in a short period.
  • current random access and collision avoidance mechanism cannot ensure the initial access requirement in above use case, i.e., accurate and rapid inventory with large amount of warehousing information.
  • FIG. 1C illustrates an example procedure of a random access channel (RACH) for initial access.
  • RACH random access channel
  • FIG. 1C an overall procedure for RACH Process for Initial Attach is shown.
  • the RACH procedure is from Step (B) through (H) . That is, if the RACH procedure is failed, the terminal device of IoT device should repeatedly perform the RACH procedure until the procedure is success, so that performing the required transmission.
  • FIG. 2 illustrates an example signaling diagram illustrating an example process 200 that supports transmission optimization in IoT system in accordance with aspects of the present disclosure.
  • the process 200 may involve a first device 102 and one or more second devices 104.
  • an example of the first device 102 may be the network entity 102 in FIG. 1A, a relay device (for example, a relay terminal device) or the network access point 102 in FIG. 1B which provides a network access.
  • an example of the second device 104 may be the UE 104 in FIG. 1A, a terminal device or the ambient IoT device 104 in FIG. 1B. It would be appreciated that although the process 200 is applied in the communication system 100 of FIG.
  • the first device 102 may comprise a processor and a transceiver coupled to the processor.
  • the second device 104 may also comprise a processor and a transceiver coupled to the processor.
  • the signaling process 200 will be described with reference to Fig. 1a to Fig. 1b. It would be appreciated that although the signaling process 200 has been described in the communication environment of Figs. 1a and 1b, this signaling process 200 may be likewise applied to other communication scenarios.
  • the first device 102 receives (209) one or more first transmissions on a first set of configured resources from one or more second devices 104.
  • the one or more second devices 104 may transmit (207) first transmissions (208-1 and 208-2) to the first device 102, in order that, for example, these second devices can be recorded.
  • the one or more second devices may be required to perform respective random access procedures for transmitting first transmissions, and in this case, the first transmissions may be uplink transmissions.
  • the first transmissions may be also the sidelink transmissions.
  • massive radio resources may be required for the respective random access procedures and the first transmissions (208-1 and 208-2) within a short period.
  • massive radio resources are also needed.
  • the first set of configured resources for the first transmissions is configured by the first device 102.
  • the first device 102 may transmit (204) a configuration 205 (which is also referred to as “third configuration” for discussion purposes) indicating the first set of configured resources.
  • the second device 104 may receive (206) the third configuration accordingly.
  • the first device 102 may transmit (201) at least one of: a synchronization signal, a preamble sequence, an energy signaling or a trigger signaling. In this way, the first device 102 may wake up, supply energy to, or synchronize with the second devices 104 in advance.
  • the synchronization signal, the preamble sequence, or a trigger signaling may be also used to supply energy to the second devices.
  • some ambient IoT devices for example, “a tag” ) may be powered to transmit the first transmissions.
  • the first device 102 determines (210) whether a usage of the first set of configured satisfies a threshold, since a “burst” of requirement for the massive radio resources may occur, as mentioned above. That is, the first device 102 may evaluate the usage level of the first set of configured resources.
  • the one or more second devices randomly select resources from the first set of configured resources for transmitting the first transmissions. Therefore, if more resources of the first set of resources are occupied, used or busy, the probability of collisions between first transmissions from different second devices may be higher, which may cause the transmission or access procedure failure.
  • the first device 102 may transmit (211) respective response messages (212) to respective second devices.
  • the respective response messages may be transmitted on the response resources associated with the configured resources for the first transmissions, such that the second device 102 can blindly detect the response messages without consuming additional energy.
  • the response messages and the associated response resources are further discussed with reference to Figs. 3a to 3d, but not further discussed here.
  • the first device 102 may detect a first usage of a first number of resources of the first set of configured resources. The first usage may indicative of the first number of resources being used. Based on the first set of configured resources and the first number of resources, the first device 102 may calculate a usage ratio. Then, the first device 102 may perform a first comparison between the usage ratio and a first threshold to determine whether the usage satisfies the threshold. For example, if the usage ratio is above or equal to the first threshold, the first device 102 may determine that the usage satisfies the threshold.
  • the first device 102 may detect a second usage of a first number of resources of the first set of configured resources.
  • the second usage may indicative of the second number of resources being unused.
  • the first device 102 may determine a non-usage ratio based on the first set of configured resources and the second number of resources. Then, the first device 102 may perform a second comparison between the non-usage ratio and a second threshold to determine whether the usage satisfies the threshold. For example, if the non-usage ratio is below or equal to the second threshold, the first device 102 may determine that the usage satisfies the threshold.
  • the above first threshold and/or second threshold can be configurable.
  • the first device 102 may determine a busy or occupy radio of received uplink transmission (s) on the first set of configured resource (s) to total number of the first set of configured resource (s) , including time/frequency/code domain resources.
  • the first device 102 may determine that the usage of the first set of configured resources satisfies the threshold. It is to be understood that the first threshold “80%” and the second threshold “20%” are only examples for illustrations, there may be any other threshold values.
  • the first device 102 may detect whether there is a received first transmission on this resource. For example, the first device 102 may recognize the transmission on the first set of configured resource (s) . Alternatively, the first device 102 may determine whether a resource of the first set of configured resources is used, by detecting the power level or energy level on the resource. In this way, busy or occupy radio of the first set of configured resource (s) is determined based on the resources on which detected energy is higher (or higher and equal to) than a threshold to total number of the configured resource (s) .
  • the first device 102 may detect the uplink transmission unsuccessfully on a (pre) configured resource, but the energy is successfully detected on the same (pre) configured resource. This may because there is a transmission collision among two or more device (s) on the (pre) configured time/frequency/code domain resource.
  • the first device 102 transmits (220) to the second device 104: i) a first configuration 225 indicating a second set of configured resources different than the first set of configured resources, or ii) a second configuration 225 indicating a set of (additional) resources. Then, if the first device 102 transmits the first configuration 225, the second device 104 may randomly select resources on the second set of resources, and (re) transmit (230) the first transmission 231 on the resources selected on the second set of resources.
  • the resources in the first set of configured resources may be only time division multiplexed and frequency division multiplexed.
  • the response resources may be also division multiplexed and frequency division multiplexed.
  • resources in the plurality of resources are multiplexed in a time domain and a frequency domain.
  • a third resource of the first set of resources is associated with a third response resource
  • a fourth resource of the first set of resources is associated with a fourth response resource.
  • the third response resource may be different from the fourth response resource by the time domain and the frequency domain. Only for discussion purposes, this embodiment is further discussed with reference to FIG. 3d.
  • FIG. 3d illustrates a yet example of a mapping configuration between resources and response resources in accordance with aspects of the present disclosure.
  • the time-frequency resource blocks 331, 333 and 335 may be associated with/mapped to the different frequency resource ranges in the same time instance.
  • the resources in the first set of resources may be mapped to the response resources frequency domain resource firstly and time domain resource secondly. It is to be understood that there may any other mapping order among code domain, frequency domain and time domain resource.
  • the frequency resource mapping can be also from lower index to higher index (as shown in FIG. 3b) .
  • the first set of configured resources in the time and frequency are associated with/mapped to response resources in the time and frequency domains.
  • resources in the first set of resources are multiplexed in a time domain and a code domain.
  • a fifth resource of the first set of resources is associated with a fifth response resource
  • a sixth resource of the first set of resources is associated with a sixth response resource. Then, the fifth response resource may be different from the sixth response resource by the time domain.
  • a resource of the first set of configured resources is identified by a code multiplexed index, a frequency multiplexed index and a time multiplexed index.
  • the above mapping configuration may comprise a reference time interval offset value and a plurality of index offset values, for determining, in the plurality of response resources, an index of a response resource associated with the resource.
  • the reference time interval offset value indicates an offset between a first reference time position of the first set of configured resources and a second reference time position of the plurality of response resources.
  • the index offset value of the plurality of index offset values is associated with the number of code multiplexed indexes, the number of the frequency multiplexed indexes and the number of the time multiplexed indexes.
  • the third configuration may include a resource indication of the time/frequency resource of the first set of configured resources, for example, a time domain indication of one or more time intervals and a frequency domain indication of one or more frequency unit (s) .
  • the third configuration may further include a code domain indication (for example, the embodiments related to FIGs. 3b and 3c) to indicate the number of code division multiplexed (CDMed) resources on a certain time/frequency domain resource unit.
  • the third configuration information may include an offset indication for the device (s) calculating the response resource time/frequency location based on these indications.
  • the offset includes an offset value (e.g., the reference time interval offset value) and a k value (e.g., the index offset value) .
  • the offset value may be preconfigured and the k value may be calculated based on the frequency division multiplexed (FDMed) number, a frequency domain index, the time division multiplexed (TDMed) _number, a time domain index, the CDMed_number, the code domain index, and the response resource number.
  • FDMed frequency division multiplexed
  • TDMed time division multiplexed
  • the first device 110 should transmit the first configuration or the second configuration to the one or more second devices.
  • the first configuration or the second configuration may further comprise a corresponding mapping configuration. If the first device 102 transmits the first configuration, this mapping configuration may indicate the association relationships between the plurality of resources in the second set of resources and the response resources. Alternatively, the first device 102 transmits the second configuration, this mapping configuration may indicate the association relationships between the plurality of resources in the combination resource set and the response resources. Without any limitation, the association relationships indicated by the mapping configuration in the first or second configuration may be as similar to the association relationships discussed with reference to FIGs. 3a-3d.
  • FIG. 4a illustrates an example procedure of transmission optimization procedure for the IoT system in accordance with aspects of the present disclosure.
  • the first device 102 transmits to the one or more second devices: for example, a synchronization (PSS, SSS) signaling or preamble sequence (synchronization and energy) or energy signaling (energy supply) or a trigger signaling (wake up signaling) .
  • PSS synchronization
  • SSS synchronization and energy
  • energy signaling energy supply
  • trigger signaling wake up signaling
  • the first device 102 transmits a (pre) configuration information (i.e., the third configuration) with a time/frequency resource indication and/or a code domain indication (which may indicate the radio resources 404) for uplink transmission.
  • the second device 104 receives (pre) configuration information. The second device may perform random selection for a UL transmission resource within (pre) configured time/frequency resource. Then, the second device performs a preamble or sequence or a UL transmission on selected resource.
  • the second device 104 may receive the uplink transmission (s) from the second devices on (pre) configured time/frequency/code domain resource (s) , the uplink transmission can be a preamble, a UE ID information (UE ID sequence) or a preamble and a UE ID information.
  • the uplink transmission can be a preamble, a UE ID information (UE ID sequence) or a preamble and a UE ID information.
  • the first device 102 receiving the UL transmission determines the collision probability based on:
  • the second device may detect the uplink transmission unsuccessfully on a (pre) configured resource, but the energy is successfully detected on the same (pre) configured resource. That may because there is a transmission collision among two or more device (s) on the (pre) configured time/frequency/code domain resource.
  • the first device 102 may (re) configure a time/frequency/code domain resource for UL transmission (i.e., for random access signaling) .
  • the second device 102 may transmit the first configuration.
  • the first device 102 assumes that there is potential collision among two or more second devices if the empty resource ratio is low.
  • the empty resource means there is no detected transmission or energy on the resource.
  • the second device 104 may further perform random selection for a UL transmission resource within (re) configured time/frequency resource 410.
  • the second device 104 performs a preamble or sequence or a UL transmission on selected resource.
  • the first device 102 receives the uplink transmission (s) from the one or more second devices on (re) configured time/frequency/code domain resource (s) .
  • the uplink transmission may be a preamble, a UE ID information (UE ID sequence) or a preamble and a UE ID information.
  • FIG. 4a shows an example signaling procedure in the case that the usage of the first set of configured resources satisfies the threshold.
  • FIG. 4b illustrate another example procedure of transmission optimization procedure for the IoT system in accordance with aspects of the present disclosure.
  • the usage of the first set of resources does not satisfy the threshold.
  • the busy or occupy radio is lower than (or lower than and equal to) a default/ (pre) configured threshold, e.g., 80%, or the empty resource ratio is higher than (or higher than and equal to) a default/ (pre) configured threshold, e.g., 20%.
  • the second device 102 may transmit random access response (RAR) to the one or more second devices, and the RAR may include the UE ID (ID of a second device 104) or is scrambled by the UE ID related RNTI.
  • the response resources for the RARs may be associated with/mapped to the first set of configured resources as mentioned above. Then, the second device 104 receives corresponding RAR on associated resource.
  • the first device 102 may alternatively transmit the second configuration indicating a set of (additional) resources.
  • FIG. 4c illustrates a further example procedure of transmission optimization procedure for the IoT system in accordance with aspects of the present disclosure.
  • the second device 102 transmits a (pre) configuration information (i.e., the third configuration) with a time/frequency resource indication and/or a code domain indication for uplink transmission.
  • the one or more second devices receive the (pre) configuration information accordingly.
  • the one or more second devices perform random selection for a UL transmission resource within (pre) configured time/frequency resource. Then, the one or more second devices perform a preamble or sequence or a UL transmission on selected resource. Then, the second device 102 receives the uplink transmission (s) from the one or more second devices on (pre) configured time/frequency/code domain resource (s) .
  • the uplink transmission may be a preamble, a UE ID information (UE ID sequence) or a preamble and a UE ID information.
  • the first device 102 receiving the UL transmission determines the collision probability based on:
  • the second device may detect the uplink transmission unsuccessfully on a (pre) configured resource, but the energy is successfully detected on the same (pre) configured resource. That may because there is a transmission collision among two or more device (s) on the (pre) configured time/frequency/code domain resource.
  • the first device 102 configures an additional time/frequency/code domain resource (i.e., the second configuration) for UL transmission (i.e., for random access signaling) .
  • the first device 102 transmits the additional configuration information.
  • the first device 102 may further transmit RAR in response to the UL transmission on (pre) configured resource and RAR including the UE ID or scrambled by the UE ID related RNTI.
  • the response resources for the RARs may be associated with/mapped to the first set of configured resources as mentioned above. Then, the second device 104 receives corresponding RAR on associated resource.
  • the one or more second devices detect the RAR in response to the UL transmission on (pre) configured resource and the one or more second devices receive the configured additional time/frequency/code domain resource for UL transmission.
  • the second device may perform random selection for a UL transmission resource within configured additional time/frequency/code domain resource 421.
  • the second device may further perform a preamble or sequence or a UL transmission on selected resource.
  • the (pre) configuration information may be a physical layer control information, e.g., UL scheduling or a higher layer signaling, e.g., MAC CE or RRC. Not only for random access but also for, e.g., data transmission.
  • the resource allocation of UL transmission is based on the (pre) configuration information can be a random access transmission or scheduling based UL transmission, e.g., a data transmission.
  • the (re) configuration information can be also a physical layer control information, e.g., UL scheduling or a higher layer signaling, e.g., MAC CE or RRC.
  • the RAR can be a DL transmission for a DL physical layer control information or DL data transmission.
  • the first transmissions from the one or more second devices may be transmitted and received in a higher efficiency manner. As such, the energy of the second devices.
  • FIG. 5 illustrates another example signaling diagram 500 illustrating another example process that supports transmission optimization in accordance with aspects of the present disclosure.
  • the process 500 may involve a first device 102 and one or more second devices 104.
  • an example of the first device 102 may be the network entity 102 in FIG. 1A, a relay device (for example, a relay terminal device) or the network access point 102 in FIG. 1B which provides a network access.
  • an example of the second device 104 may be the UE 104 in FIG. 1A, a terminal device or the ambient IoT device 104 in FIG. 1B. It would be appreciated that although the process 500 is applied in the communication system 100 of FIG. 1A, this process may be likewise applied to other communication scenarios with similar issues.
  • the first device 102 may comprise a processor and a transceiver coupled to the processor.
  • the second device 104 may also comprise a processor and a transceiver coupled to the processor.
  • the signaling process 500 will be described with reference to Fig. 1a to Fig. 1b. It would be appreciated that although the signaling process 500 has been described in the communication environment of Figs. 1a and 1b, this signaling process 500 may be likewise applied to other communication scenarios.
  • the first device 102 transmits (510) configuration information 515 to one or more second devices 104.
  • the configuration information indicates a first set of resources, a first set of response resources associated with the first set of resources, at least one candidate set of resources and at least one candidate set of response resources associated with the at least one candidate set of resources.
  • the second device 104 receives (520) the configuration information 520 accordingly.
  • the one or more second devices 104 transmits (530) first transmissions 535-1 and 535-2 on the first set of resources.
  • the first device 102 transmits (550) respective first response messages to the respective second devices on the first set of response resources.
  • the association between the first set of resources and the first set of response resources may be similar to the associations discussed with reference to FIGs. 3a to 3d.
  • the second devices of the one or more second devices detect (560) whether a respective response message is received on the first set of response resources. If detecting that the first response message is not received, the corresponding second device 104 may (re) transmit (570) the first transmission 575 to the first device 102 on the at least one candidate set of response resources. The first device 102 receives (580) the first transmissions 575 on the at least one candidate set of response resources. Then, the first device 102 may transmit (585) respective response messages 590 to the respective second devices on the at least one candidate set of response resources. In some embodiments, the association between the at least one candidate set of resources and the at least one candidate set of response resources may be similar to the associations discussed with reference to FIGs. 3a to 3d. The second device 104 may receive (595) the response message accordingly. For discussion clarity, an exemplary signaling procedure of this embodiment is further discussed with reference to FIG. 6.
  • a receive chain may be configured to receive signals (e.g., control information, data, packets) over a wireless medium.
  • the receive chain may include one or more antennas 1010 for receive the signal over the air or wireless medium.
  • the receive chain may include at least one amplifier (e.g., a low-noise amplifier (LNA) ) configured to amplify the received signal.
  • the receive chain may include at least one demodulator configured to demodulate the receive signal and obtain the transmitted data by reversing the modulation technique applied during transmission of the signal.
  • the receive chain may include at least one decoder for decoding the processing the demodulated signal to receive the transmitted data.
  • FIG. 11 illustrates an example of a device 1100 that supports transmission optimization in internet of things (IoT) system in accordance with aspects of the present disclosure.
  • the device 1100 may be an example of a network entity 102 as described herein.
  • the device 1100 may support wireless communication with one or more network entities 102, UEs 104, or any combination thereof.
  • the device 1100 may include components for bi-directional communications including components for transmitting and receiving communications, such as a processor 1102, a memory 1104, a transceiver 1106, and, optionally, an I/O controller 1108. These components may be in electronic communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
  • the processor 1102, the memory 1104, the transceiver 1106, or various combinations thereof or various components thereof may be examples of means for performing various aspects of the present disclosure as described herein.
  • the processor 1102, the memory 1104, the transceiver 1106, or various combinations or components thereof may support a method for performing one or more of the operations described herein.
  • the processor 1102 may include an intelligent hardware device (e.g., a general-purpose processor, a DSP, a CPU, a microcontroller, an ASIC, an FPGA, a programmable logic device, a discrete gate or transistor logic component, a discrete hardware component, or any combination thereof) .
  • the processor 1102 may be configured to operate a memory array using a memory controller.
  • a memory controller may be integrated into the processor 1102.
  • the processor 1102 may be configured to execute computer-readable instructions stored in a memory (e.g., the memory 1104) to cause the device 1100 to perform various functions of the present disclosure.
  • the memory 1104 may include random access memory (RAM) and read-only memory (ROM) .
  • the memory 1104 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1102 cause the device 1100 to perform various functions described herein.
  • the code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory.
  • the code may not be directly executable by the processor 1102 but may cause a computer (e.g., when compiled and executed) to perform functions described herein.
  • the memory 1104 may include, among other things, a basic I/O system (BIOS) which may control basic hardware or software operation such as the interaction with peripheral components or devices.
  • BIOS basic I/O system
  • the I/O controller 1108 may manage input and output signals for the device 1100.
  • the I/O controller 1108 may also manage peripherals not integrated into the device M02.
  • the I/O controller 1108 may represent a physical connection or port to an external peripheral.
  • the I/O controller 1108 may utilize an operating system such as or another known operating system.
  • the I/O controller 1108 may be implemented as part of a processor, such as the processor 1106.
  • a user may interact with the device 1100 via the I/O controller 1108 or via hardware components controlled by the I/O controller 1108.
  • the device 1100 may include a single antenna 910. However, in some other implementations, the device 1100 may have more than one antenna 910 (i.e., multiple antennas) , including multiple antenna panels or antenna arrays, which may be capable of concurrently transmitting or receiving multiple wireless transmissions.
  • the transceiver 1106 may communicate bi-directionally, via the one or more antennas 910, wired, or wireless links as described herein.
  • the transceiver 1106 may represent a wireless transceiver and may communicate bi-directionally with another wireless transceiver.
  • the transceiver 1106 may also include a modem to modulate the packets, to provide the modulated packets to one or more antennas 910 for transmission, and to demodulate packets received from the one or more antennas 910.
  • the transceiver 1106 may include one or more transmit chains, one or more receive chains, or a combination thereof.
  • a transmit chain may be configured to generate and transmit signals (e.g., control information, data, packets) .
  • the transmit chain may include at least one modulator for modulating data onto a carrier signal, preparing the signal for transmission over a wireless medium.
  • the at least one modulator may be configured to support one or more techniques such as amplitude modulation (AM) , frequency modulation (FM) , or digital modulation schemes like phase-shift keying (PSK) or quadrature amplitude modulation (QAM) .
  • the transmit chain may also include at least one power amplifier configured to amplify the modulated signal to an appropriate power level suitable for transmission over the wireless medium.
  • the transmit chain may also include one or more antennas 910 for transmitting the amplified signal into the air or wireless medium.
  • a receive chain may be configured to receive signals (e.g., control information, data, packets) over a wireless medium.
  • the receive chain may include one or more antennas 910 for receive the signal over the air or wireless medium.
  • the receive chain may include at least one amplifier (e.g., a low-noise amplifier (LNA) ) configured to amplify the received signal.
  • the receive chain may include at least one demodulator configured to demodulate the receive signal and obtain the transmitted data by reversing the modulation technique applied during transmission of the signal.
  • the receive chain may include at least one decoder for decoding the processing the demodulated signal to receive the transmitted data.
  • FIG. 12 illustrates an example of a device 1200 that supports transmission optimization in internet of things (IoT) system in accordance with aspects of the present disclosure.
  • the device 1200 may be an example of a UE 104 as described herein.
  • the device 1200 may support wireless communication with one or more network entities 102, UEs 104, or any combination thereof.
  • the device 1200 may include components for bi-directional communications including components for transmitting and receiving communications, such as a processor 1202, a memory 1204, a transceiver 1206, and, optionally, an I/O controller 1208. These components may be in electronic communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
  • the processor 1202, the memory 1204, the transceiver 1206, or various combinations thereof or various components thereof may be examples of means for performing various aspects of the present disclosure as described herein.
  • the processor 1202, the memory 1204, the transceiver 1206, or various combinations or components thereof may support a method for performing one or more of the operations described herein.
  • the processor 1202, the memory 1204, the transceiver 1206, or various combinations or components thereof may be implemented in hardware (e.g., in communications management circuitry) .
  • the hardware may include a processor, a digital signal processor (DSP) , an application-specific integrated circuit (ASIC) , a field-programmable gate array (FPGA) or other programmable logic device, a discrete gate or transistor logic, discrete hardware components, or any combination thereof configured as or otherwise supporting a means for performing the functions described in the present disclosure.
  • the processor 1202 and the memory 1204 coupled with the processor 1202 may be configured to perform one or more of the functions described herein (e.g., executing, by the processor 1202, instructions stored in the memory 1204) .
  • the processor 1202 may support wireless communication at the device 1200 in accordance with examples as disclosed herein.
  • the processor 902 may be configured to operable to support a means for receiving configuration information from a first device, wherein the configuration information indicates a first set of resources, a first set of response resources associated with the first set of resources, at least one candidate set of resources and at least one candidate set of response resources associated with the at least one candidate set of resources; a means for transmitting, to the first device, a first transmission on the first set of resources.
  • the processor 1202 may include an intelligent hardware device (e.g., a general-purpose processor, a DSP, a CPU, a microcontroller, an ASIC, an FPGA, a programmable logic device, a discrete gate or transistor logic component, a discrete hardware component, or any combination thereof) .
  • the processor 1202 may be configured to operate a memory array using a memory controller.
  • a memory controller may be integrated into the processor 1202.
  • the processor 1202 may be configured to execute computer-readable instructions stored in a memory (e.g., the memory 1204) to cause the device 1200 to perform various functions of the present disclosure.
  • the memory 1204 may include random access memory (RAM) and read-only memory (ROM) .
  • the memory 1204 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1202 cause the device 1200 to perform various functions described herein.
  • the code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory.
  • the code may not be directly executable by the processor 1202 but may cause a computer (e.g., when compiled and executed) to perform functions described herein.
  • the memory 1204 may include, among other things, a basic I/O system (BIOS) which may control basic hardware or software operation such as the interaction with peripheral components or devices.
  • BIOS basic I/O system
  • the I/O controller 1208 may manage input and output signals for the device 1200.
  • the I/O controller 1208 may also manage peripherals not integrated into the device M02.
  • the I/O controller 1208 may represent a physical connection or port to an external peripheral.
  • the I/O controller 1208 may utilize an operating system such as or another known operating system.
  • the I/O controller 908 may be implemented as part of a processor, such as the processor 606.
  • a user may interact with the device 1200 via the I/O controller 1208 or via hardware components controlled by the I/O controller 1208.
  • the device 1200 may include a single antenna 1210. However, in some other implementations, the device 1200 may have more than one antenna 1210 (i.e., multiple antennas) , including multiple antenna panels or antenna arrays, which may be capable of concurrently transmitting or receiving multiple wireless transmissions.
  • the transceiver 906 may communicate bi-directionally, via the one or more antennas 1210, wired, or wireless links as described herein.
  • the transceiver 1206 may represent a wireless transceiver and may communicate bi-directionally with another wireless transceiver.
  • the transceiver 1206 may also include a modem to modulate the packets, to provide the modulated packets to one or more antennas 1210 for transmission, and to demodulate packets received from the one or more antennas 1210.
  • the transceiver 1206 may include one or more transmit chains, one or more receive chains, or a combination thereof.
  • a transmit chain may be configured to generate and transmit signals (e.g., control information, data, packets) .
  • the transmit chain may include at least one modulator for modulating data onto a carrier signal, preparing the signal for transmission over a wireless medium.
  • the at least one modulator may be configured to support one or more techniques such as amplitude modulation (AM) , frequency modulation (FM) , or digital modulation schemes like phase-shift keying (PSK) or quadrature amplitude modulation (QAM) .
  • the transmit chain may also include at least one power amplifier configured to amplify the modulated signal to an appropriate power level suitable for transmission over the wireless medium.
  • the transmit chain may also include one or more antennas 1210 for transmitting the amplified signal into the air or wireless medium.
  • a receive chain may be configured to receive signals (e.g., control information, data, packets) over a wireless medium.
  • the receive chain may include one or more antennas 1210 for receive the signal over the air or wireless medium.
  • the receive chain may include at least one amplifier (e.g., a low-noise amplifier (LNA) ) configured to amplify the received signal.
  • the receive chain may include at least one demodulator configured to demodulate the receive signal and obtain the transmitted data by reversing the modulation technique applied during transmission of the signal.
  • the receive chain may include at least one decoder for decoding the processing the demodulated signal to receive the transmitted data.
  • FIG. 13 illustrates an example of a device 1300 that supports transmission optimization in internet of things (IoT) system in accordance with aspects of the present disclosure.
  • the device 1300 may be an example of a network entity 102 as described herein.
  • the device 1300 may support wireless communication with one or more network entities 102, UEs 104, or any combination thereof.
  • the device 1300 may include components for bi-directional communications including components for transmitting and receiving communications, such as a processor 1302, a memory 1304, a transceiver 1306, and, optionally, an I/O controller 1308. These components may be in electronic communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
  • interfaces e.g., buses
  • the processor 1302, the memory 1304, the transceiver 1306, or various combinations thereof or various components thereof may be examples of means for performing various aspects of the present disclosure as described herein.
  • the processor 1302, the memory 1304, the transceiver 1306, or various combinations or components thereof may support a method for performing one or more of the operations described herein.
  • the processor 1302, the memory 1304, the transceiver 1306, or various combinations or components thereof may be implemented in hardware (e.g., in communications management circuitry) .
  • the hardware may include a processor, a digital signal processor (DSP) , an application-specific integrated circuit (ASIC) , a field-programmable gate array (FPGA) or other programmable logic device, a discrete gate or transistor logic, discrete hardware components, or any combination thereof configured as or otherwise supporting a means for performing the functions described in the present disclosure.
  • the processor 1302 and the memory 1304 coupled with the processor 1302 may be configured to perform one or more of the functions described herein (e.g., executing, by the processor 1302, instructions stored in the memory 1304) .
  • the processor 1302 may support wireless communication at the device 1300 in accordance with examples as disclosed herein.
  • the processor 1302 may be configured to operable to support a means for transmitting configuration information to one or more second devices, wherein the configuration information indicates a plurality of sets of resources for the one or more second devices to select for transmitting first transmissions; and a means for receiving, from a second device of the one or more second devices, one or more first transmissions on one or more sets of resources that are selected by the second device from the plurality of sets of resources.
  • the processor 1302 may include an intelligent hardware device (e.g., a general-purpose processor, a DSP, a CPU, a microcontroller, an ASIC, an FPGA, a programmable logic device, a discrete gate or transistor logic component, a discrete hardware component, or any combination thereof) .
  • the processor 1302 may be configured to operate a memory array using a memory controller.
  • a memory controller may be integrated into the processor 1302.
  • the processor 1302 may be configured to execute computer-readable instructions stored in a memory (e.g., the memory 1304) to cause the device 1300 to perform various functions of the present disclosure.
  • the memory 1304 may include random access memory (RAM) and read-only memory (ROM) .
  • the memory 1304 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1302 cause the device 1300 to perform various functions described herein.
  • the code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory.
  • the code may not be directly executable by the processor 1302 but may cause a computer (e.g., when compiled and executed) to perform functions described herein.
  • the memory 1304 may include, among other things, a basic I/O system (BIOS) which may control basic hardware or software operation such as the interaction with peripheral components or devices.
  • BIOS basic I/O system
  • the device 1300 may include a single antenna 1310. However, in some other implementations, the device 1300 may have more than one antenna 1310 (i.e., multiple antennas) , including multiple antenna panels or antenna arrays, which may be capable of concurrently transmitting or receiving multiple wireless transmissions.
  • the transceiver 1306 may communicate bi-directionally, via the one or more antennas 1310, wired, or wireless links as described herein.
  • the transceiver 1306 may represent a wireless transceiver and may communicate bi- directionally with another wireless transceiver.
  • the transceiver 1306 may also include a modem to modulate the packets, to provide the modulated packets to one or more antennas 1310 for transmission, and to demodulate packets received from the one or more antennas 1310.
  • the transceiver 1306 may include one or more transmit chains, one or more receive chains, or a combination thereof.
  • FIG. 14 illustrates an example of a device 1400 that supports transmission optimization in internet of things (IoT) system in accordance with aspects of the present disclosure.
  • the device 1400 may be an example of a UE 104 as described herein.
  • the device 1400 may support wireless communication with one or more network entities 102, UEs 104, or any combination thereof.
  • the device 1400 may include components for bi-directional communications including components for transmitting and receiving communications, such as a processor 1402, a memory 1404, a transceiver 1406, and, optionally, an I/O controller 1408. These components may be in electronic communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
  • the processor 1402, the memory 1404, the transceiver 1406, or various combinations thereof or various components thereof may be examples of means for performing various aspects of the present disclosure as described herein.
  • the processor 1402, the memory 1404, the transceiver 1406, or various combinations or components thereof may support a method for performing one or more of the operations described herein.
  • the processor 1402, the memory 1404, the transceiver 1406, or various combinations or components thereof may be implemented in hardware (e.g., in communications management circuitry) .
  • the hardware may include a processor, a digital signal processor (DSP) , an application-specific integrated circuit (ASIC) , a field-programmable gate array (FPGA) or other programmable logic device, a discrete gate or transistor logic, discrete hardware components, or any combination thereof configured as or otherwise supporting a means for performing the functions described in the present disclosure.
  • the processor 1402 and the memory 1404 coupled with the processor 1402 may be configured to perform one or more of the functions described herein (e.g., executing, by the processor 1402, instructions stored in the memory 1404) .
  • the processor 1402 may support wireless communication at the device 1400 in accordance with examples as disclosed herein.
  • the processor 1302 may be configured to operable to support a means for receiving configuration information from a first device, wherein the configuration information indicates a plurality of sets of resources for the second device to select for transmitting a first transmission; a means for selecting one or more sets of resource from the plurality of sets of resources; and a means for transmitting, to the first device, one or more first transmissions on the one or more sets of resource.
  • the processor 1402 may include an intelligent hardware device (e.g., a general-purpose processor, a DSP, a CPU, a microcontroller, an ASIC, an FPGA, a programmable logic device, a discrete gate or transistor logic component, a discrete hardware component, or any combination thereof) .
  • the processor 1402 may be configured to operate a memory array using a memory controller.
  • a memory controller may be integrated into the processor 1402.
  • the processor 1402 may be configured to execute computer-readable instructions stored in a memory (e.g., the memory 1404) to cause the device 1400 to perform various functions of the present disclosure.
  • the memory 1404 may include random access memory (RAM) and read-only memory (ROM) .
  • the memory 1404 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1402 cause the device 1400 to perform various functions described herein.
  • the code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory.
  • the code may not be directly executable by the processor 1402 but may cause a computer (e.g., when compiled and executed) to perform functions described herein.
  • the memory 1404 may include, among other things, a basic I/O system (BIOS) which may control basic hardware or software operation such as the interaction with peripheral components or devices.
  • BIOS basic I/O system
  • the I/O controller 1408 may manage input and output signals for the device 1400.
  • the I/O controller 1408 may also manage peripherals not integrated into the device M02.
  • the I/O controller 1408 may represent a physical connection or port to an external peripheral.
  • the I/O controller 1408 may utilize an operating system such as or another known operating system.
  • the I/O controller 1308 may be implemented as part of a processor, such as the processor 606.
  • a user may interact with the device 1400 via the I/O controller 1408 or via hardware components controlled by the I/O controller 1408.
  • a transmit chain may be configured to generate and transmit signals (e.g., control information, data, packets) .
  • the transmit chain may include at least one modulator for modulating data onto a carrier signal, preparing the signal for transmission over a wireless medium.
  • the at least one modulator may be configured to support one or more techniques such as amplitude modulation (AM) , frequency modulation (FM) , or digital modulation schemes like phase-shift keying (PSK) or quadrature amplitude modulation (QAM) .
  • the transmit chain may also include at least one power amplifier configured to amplify the modulated signal to an appropriate power level suitable for transmission over the wireless medium.
  • the transmit chain may also include one or more antennas 1410 for transmitting the amplified signal into the air or wireless medium.
  • a receive chain may be configured to receive signals (e.g., control information, data, packets) over a wireless medium.
  • the receive chain may include one or more antennas 1410 for receive the signal over the air or wireless medium.
  • the receive chain may include at least one amplifier (e.g., a low-noise amplifier (LNA) ) configured to amplify the received signal.
  • the receive chain may include at least one demodulator configured to demodulate the receive signal and obtain the transmitted data by reversing the modulation technique applied during transmission of the signal.
  • the receive chain may include at least one decoder for decoding the processing the demodulated signal to receive the transmitted data.
  • FIG. 15 illustrates an example of a processor 1500 that supports transmission optimization in internet of things (IoT) system in accordance with aspects of the present disclosure.
  • he processor 1500 may be an example of a processor configured to perform various operations in accordance with examples as described herein.
  • the processor 1500 may include a controller 1502 configured to perform various operations in accordance with examples as described herein.
  • the processor 1500 may optionally include at least one memory 1504. Additionally, or alternatively, the processor 1500 may optionally include one or more arithmetic-logic units (ALUs) 1506.
  • ALUs arithmetic-logic units
  • One or more of these components may be in electronic communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
  • the processor 1500 may be a processor chipset and include a protocol stack (e.g., a software stack) executed by the processor chipset to perform various operations (e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) in accordance with examples as described herein.
  • a protocol stack e.g., a software stack
  • operations e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading
  • the processor chipset may include one or more cores, one or more caches (e.g., memory local to or included in the processor chipset (e.g., the processor 1500) or other memory (e.g., random access memory (RAM) , read-only memory (ROM) , dynamic RAM (DRAM) , synchronous dynamic RAM (SDRAM) , static RAM (SRAM) , ferroelectric RAM (FeRAM) , magnetic RAM (MRAM) , resistive RAM (RRAM) , flash memory, phase change memory (PCM) , and others) .
  • RAM random access memory
  • ROM read-only memory
  • DRAM dynamic RAM
  • SDRAM synchronous dynamic RAM
  • SRAM static RAM
  • FeRAM ferroelectric RAM
  • MRAM magnetic RAM
  • RRAM resistive RAM
  • PCM phase change memory
  • the controller 1502 may be configured to manage and coordinate various operations (e.g., signaling, receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) of the processor 1500 to cause the processor 1500 to support various operations in accordance with examples as described herein.
  • the controller 1502 may operate as a control unit of the processor 1500, generating control signals that manage the operation of various components of the processor 1500. These control signals include enabling or disabling functional units, selecting data paths, initiating memory access, and coordinating timing of operations.
  • the controller 1502 may be configured to fetch (e.g., obtain, retrieve, receive) instructions from the memory 1504 and determine subsequent instruction (s) to be executed to cause the processor 1500 to support various operations in accordance with examples as described herein.
  • the controller 1502 may be configured to track memory address of instructions associated with the memory 1504.
  • the controller 1502 may be configured to decode instructions to determine the operation to be performed and the operands involved.
  • the controller 1502 may be configured to interpret the instruction and determine control signals to be output to other components of the processor 1500 to cause the processor 1500 to support various operations in accordance with examples as described herein.
  • the controller 1502 may be configured to manage flow of data within the processor 1500.
  • the controller 1502 may be configured to control transfer of data between registers, arithmetic logic units (ALUs) , and other functional units of the processor 1500.
  • ALUs arithmetic logic units
  • the memory 1504 may include one or more caches (e.g., memory local to or included in the processor 1500 or other memory, such RAM, ROM, DRAM, SDRAM, SRAM, MRAM, flash memory, etc. In some implementation, the memory 1504 may reside within or on a processor chipset (e.g., local to the processor 1500) . In some other implementations, the memory 1504 may reside external to the processor chipset (e.g., remote to the processor 1500) .
  • caches e.g., memory local to or included in the processor 1500 or other memory, such RAM, ROM, DRAM, SDRAM, SRAM, MRAM, flash memory, etc.
  • the memory 1504 may reside within or on a processor chipset (e.g., local to the processor 1500) . In some other implementations, the memory 1504 may reside external to the processor chipset (e.g., remote to the processor 1500) .
  • the memory 1504 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1500, cause the processor 1500 to perform various functions described herein.
  • the code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory.
  • the controller 1502 and/or the processor 1500 may be configured to execute computer-readable instructions stored in the memory 1504 to cause the processor 1500 to perform various functions (e.g., functions or tasks supporting transmit power prioritization) .
  • the processor 1500 and/or the controller 1502 may be coupled with or to the memory 1504, the processor 1500, the controller 1502, and the memory 1504 may be configured to perform various functions described herein.
  • the processor 1500 may include multiple processors and the memory 1504 may include multiple memories. One or more of the multiple processors may be coupled with one or more of the multiple memories, which may, individually or collectively, be configured to perform various functions herein.
  • the one or more ALUs 1506 may be configured to support various operations in accordance with examples as described herein.
  • the one or more ALUs 1506 may reside within or on a processor chipset (e.g., the processor 1500) .
  • the one or more ALUs 1506 may reside external to the processor chipset (e.g., the processor 1500) .
  • One or more ALUs 1506 may perform one or more computations such as addition, subtraction, multiplication, and division on data.
  • one or more ALUs 1506 may receive input operands and an operation code, which determines an operation to be executed.
  • One or more ALUs 1506 be configured with a variety of logical and arithmetic circuits, including adders, subtractors, shifters, and logic gates, to process and manipulate the data according to the operation. Additionally, or alternatively, the one or more ALUs 1506 may support logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 1506 to handle conditional operations, comparisons, and bitwise operations.
  • logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 1506 to handle conditional operations, comparisons, and bitwise operations.
  • the processor 1500 may support wireless communication in accordance with examples as disclosed herein.
  • the processor 1502 may be configured to or operable to support a means for receiving (i) at least one signal backscattered by a first device based on carrier wave transmission from at least one second device or (ii) information determined based on the at least one backscattered signal by the first device, wherein the at least one backscattered signal is associated with at least one resource allocated to the at least one second device for the carrier wave transmission; and a means for determining, based on the at least one backscattered signal or the information, at least one serving device among the at least one second device for the first device.
  • the processor 1500 may be configured to or operable to support other means for other implementations of method 2100.
  • FIG. 16 illustrates an example of a processor 1600 that supports carrier wave node determination in accordance with aspects of the present disclosure.
  • the processor 1600 may be an example of a processor configured to perform various operations in accordance with examples as described herein.
  • the processor 1600 may include a controller 1602 configured to perform various operations in accordance with examples as described herein.
  • the processor 1600 may optionally include at least one memory 1604. Additionally, or alternatively, the processor 1600 may optionally include one or more arithmetic-logic units (ALUs) 1606.
  • ALUs arithmetic-logic units
  • One or more of these components may be in electronic communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
  • the processor 1600 may be a processor chipset and include a protocol stack (e.g., a software stack) executed by the processor chipset to perform various operations (e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) in accordance with examples as described herein.
  • a protocol stack e.g., a software stack
  • operations e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading
  • the processor chipset may include one or more cores, one or more caches (e.g., memory local to or included in the processor chipset (e.g., the processor 1600) or other memory (e.g., random access memory (RAM) , read-only memory (ROM) , dynamic RAM (DRAM) , synchronous dynamic RAM (SDRAM) , static RAM (SRAM) , ferroelectric RAM (FeRAM) , magnetic RAM (MRAM) , resistive RAM (RRAM) , flash memory, phase change memory (PCM) , and others) .
  • RAM random access memory
  • ROM read-only memory
  • DRAM dynamic RAM
  • SDRAM synchronous dynamic RAM
  • SRAM static RAM
  • FeRAM ferroelectric RAM
  • MRAM magnetic RAM
  • RRAM resistive RAM
  • PCM phase change memory
  • the controller 1602 may be configured to manage and coordinate various operations (e.g., signaling, receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) of the processor 1600 to cause the processor 1600 to support various operations in accordance with examples as described herein.
  • the controller 1602 may operate as a control unit of the processor 1600, generating control signals that manage the operation of various components of the processor 1600. These control signals include enabling or disabling functional units, selecting data paths, initiating memory access, and coordinating timing of operations.
  • the controller 1602 may be configured to fetch (e.g., obtain, retrieve, receive) instructions from the memory 1604 and determine subsequent instruction (s) to be executed to cause the processor 1600 to support various operations in accordance with examples as described herein.
  • the controller 1602 may be configured to track memory address of instructions associated with the memory 1604.
  • the controller 1602 may be configured to decode instructions to determine the operation to be performed and the operands involved.
  • the controller 1602 may be configured to interpret the instruction and determine control signals to be output to other components of the processor 1600 to cause the processor 1600 to support various operations in accordance with examples as described herein.
  • the controller 1602 may be configured to manage flow of data within the processor 1600.
  • the controller 1602 may be configured to control transfer of data between registers, arithmetic logic units (ALUs) , and other functional units of the processor 1600.
  • ALUs arithmetic logic units
  • the memory 1604 may include one or more caches (e.g., memory local to or included in the processor 1600 or other memory, such RAM, ROM, DRAM, SDRAM, SRAM, MRAM, flash memory, etc. In some implementation, the memory 1604 may reside within or on a processor chipset (e.g., local to the processor 1600) . In some other implementations, the memory 1604 may reside external to the processor chipset (e.g., remote to the processor 1600) .
  • caches e.g., memory local to or included in the processor 1600 or other memory, such RAM, ROM, DRAM, SDRAM, SRAM, MRAM, flash memory, etc.
  • the memory 1604 may reside within or on a processor chipset (e.g., local to the processor 1600) . In some other implementations, the memory 1604 may reside external to the processor chipset (e.g., remote to the processor 1600) .
  • the memory 1604 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1600, cause the processor 1600 to perform various functions described herein.
  • the code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory.
  • the controller 1602 and/or the processor 1600 may be configured to execute computer-readable instructions stored in the memory 1604 to cause the processor 1600 to perform various functions (e.g., functions or tasks supporting transmit power prioritization) .
  • the processor 1600 and/or the controller 1602 may be coupled with or to the memory 1604, the processor 1600, the controller 1602, and the memory 1604 may be configured to perform various functions described herein.
  • the processor 1600 may include multiple processors and the memory 1604 may include multiple memories. One or more of the multiple processors may be coupled with one or more of the multiple memories, which may, individually or collectively, be configured to perform various functions herein.
  • the one or more ALUs 1606 may be configured to support various operations in accordance with examples as described herein.
  • the one or more ALUs 1606 may reside within or on a processor chipset (e.g., the processor 1600) .
  • the one or more ALUs 1606 may reside external to the processor chipset (e.g., the processor 1600) .
  • One or more ALUs 1606 may perform one or more computations such as addition, subtraction, multiplication, and division on data.
  • one or more ALUs 1606 may receive input operands and an operation code, which determines an operation to be executed.
  • One or more ALUs 1606 be configured with a variety of logical and arithmetic circuits, including adders, subtractors, shifters, and logic gates, to process and manipulate the data according to the operation. Additionally, or alternatively, the one or more ALUs 1606 may support logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 1606 to handle conditional operations, comparisons, and bitwise operations.
  • logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 1606 to handle conditional operations, comparisons, and bitwise operations.
  • the processor 1600 may support wireless communication in accordance with examples as disclosed herein.
  • the processor 1602 may be configured to or operable to support a means for receiving (i) at least one signal backscattered by a first device based on carrier wave transmission from at least one second device or (ii) information determined based on the at least one backscattered signal by the first device, wherein the at least one backscattered signal is associated with at least one resource allocated to the at least one second device for the carrier wave transmission; and a means for determining, based on the at least one backscattered signal or the information, at least one serving device among the at least one second device for the first device.
  • the processor 1600 may be configured to or operable to support other means for other implementations of method 2200.
  • FIG. 17 illustrates an example of a processor 1700 that supports carrier wave node determination in accordance with aspects of the present disclosure.
  • the processor 1700 may be an example of a processor configured to perform various operations in accordance with examples as described herein.
  • the processor 1700 may include a controller 1702 configured to perform various operations in accordance with examples as described herein.
  • the processor 1700 may optionally include at least one memory 1704. Additionally, or alternatively, the processor 1700 may optionally include one or more arithmetic-logic units (ALUs) 1706.
  • ALUs arithmetic-logic units
  • the processor 1700 may be a processor chipset and include a protocol stack (e.g., a software stack) executed by the processor chipset to perform various operations (e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) in accordance with examples as described herein.
  • a protocol stack e.g., a software stack
  • operations e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading
  • the processor chipset may include one or more cores, one or more caches (e.g., memory local to or included in the processor chipset (e.g., the processor 1700) or other memory (e.g., random access memory (RAM) , read-only memory (ROM) , dynamic RAM (DRAM) , synchronous dynamic RAM (SDRAM) , static RAM (SRAM) , ferroelectric RAM (FeRAM) , magnetic RAM (MRAM) , resistive RAM (RRAM) , flash memory, phase change memory (PCM) , and others) .
  • RAM random access memory
  • ROM read-only memory
  • DRAM dynamic RAM
  • SDRAM synchronous dynamic RAM
  • SRAM static RAM
  • FeRAM ferroelectric RAM
  • MRAM magnetic RAM
  • RRAM resistive RAM
  • PCM phase change memory
  • the controller 1702 may be configured to manage and coordinate various operations (e.g., signaling, receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) of the processor 1700 to cause the processor 1700 to support various operations in accordance with examples as described herein.
  • the controller 1702 may operate as a control unit of the processor 1700, generating control signals that manage the operation of various components of the processor 1700. These control signals include enabling or disabling functional units, selecting data paths, initiating memory access, and coordinating timing of operations.
  • the controller 1702 may be configured to fetch (e.g., obtain, retrieve, receive) instructions from the memory 1704 and determine subsequent instruction (s) to be executed to cause the processor 1700 to support various operations in accordance with examples as described herein.
  • the controller 1702 may be configured to track memory address of instructions associated with the memory 1704.
  • the controller 1702 may be configured to decode instructions to determine the operation to be performed and the operands involved.
  • the controller 1702 may be configured to interpret the instruction and determine control signals to be output to other components of the processor 1700 to cause the processor 1700 to support various operations in accordance with examples as described herein.
  • the controller 1702 may be configured to manage flow of data within the processor 1700.
  • the controller 1702 may be configured to control transfer of data between registers, arithmetic logic units (ALUs) , and other functional units of the processor 1700.
  • ALUs arithmetic logic units
  • the memory 1704 may include one or more caches (e.g., memory local to or included in the processor 1700 or other memory, such RAM, ROM, DRAM, SDRAM, SRAM, MRAM, flash memory, etc. In some implementation, the memory 1704 may reside within or on a processor chipset (e.g., local to the processor 1700) . In some other implementations, the memory 1704 may reside external to the processor chipset (e.g., remote to the processor 1700) .
  • caches e.g., memory local to or included in the processor 1700 or other memory, such RAM, ROM, DRAM, SDRAM, SRAM, MRAM, flash memory, etc. In some implementation, the memory 1704 may reside within or on a processor chipset (e.g., local to the processor 1700) . In some other implementations, the memory 1704 may reside external to the processor chipset (e.g., remote to the processor 1700) .
  • the memory 1704 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1700, cause the processor 1700 to perform various functions described herein.
  • the code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory.
  • the controller 1702 and/or the processor 1700 may be configured to execute computer-readable instructions stored in the memory 1704 to cause the processor 1700 to perform various functions (e.g., functions or tasks supporting transmit power prioritization) .
  • the processor 1700 and/or the controller 1702 may be coupled with or to the memory 1704, the processor 1700, the controller 1702, and the memory 1704 may be configured to perform various functions described herein.
  • the processor 1700 may include multiple processors and the memory 1704 may include multiple memories. One or more of the multiple processors may be coupled with one or more of the multiple memories, which may, individually or collectively, be configured to perform various functions herein.
  • the one or more ALUs 1706 may be configured to support various operations in accordance with examples as described herein.
  • the one or more ALUs 1706 may reside within or on a processor chipset (e.g., the processor 1700) .
  • the one or more ALUs 1706 may reside external to the processor chipset (e.g., the processor 1700) .
  • One or more ALUs 1706 may perform one or more computations such as addition, subtraction, multiplication, and division on data.
  • one or more ALUs 1706 may receive input operands and an operation code, which determines an operation to be executed.
  • One or more ALUs 1706 be configured with a variety of logical and arithmetic circuits, including adders, subtractors, shifters, and logic gates, to process and manipulate the data according to the operation. Additionally, or alternatively, the one or more ALUs 1706 may support logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 1706 to handle conditional operations, comparisons, and bitwise operations.
  • logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 1706 to handle conditional operations, comparisons, and bitwise operations.
  • the processor 1700 may support wireless communication in accordance with examples as disclosed herein.
  • the processor 1702 may be configured to or operable to support a means for receiving (i) at least one signal backscattered by a first device based on carrier wave transmission from at least one second device or (ii) information determined based on the at least one backscattered signal by the first device, wherein the at least one backscattered signal is associated with at least one resource allocated to the at least one second device for the carrier wave transmission; and a means for determining, based on the at least one backscattered signal or the information, at least one serving device among the at least one second device for the first device.
  • the processor 1700 may be configured to or operable to support other means for other implementations of method 2300.
  • FIG. 18 illustrates an example of a processor 1800 that supports carrier wave node determination in accordance with aspects of the present disclosure.
  • the processor 1800 may be an example of a processor configured to perform various operations in accordance with examples as described herein.
  • the processor 1800 may include a controller 1802 configured to perform various operations in accordance with examples as described herein.
  • the processor 1800 may optionally include at least one memory 1804. Additionally, or alternatively, the processor 1800 may optionally include one or more arithmetic-logic units (ALUs) 1806.
  • ALUs arithmetic-logic units
  • the processor 1800 may be a processor chipset and include a protocol stack (e.g., a software stack) executed by the processor chipset to perform various operations (e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) in accordance with examples as described herein.
  • a protocol stack e.g., a software stack
  • operations e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading
  • the processor chipset may include one or more cores, one or more caches (e.g., memory local to or included in the processor chipset (e.g., the processor 1800) or other memory (e.g., random access memory (RAM) , read-only memory (ROM) , dynamic RAM (DRAM) , synchronous dynamic RAM (SDRAM) , static RAM (SRAM) , ferroelectric RAM (FeRAM) , magnetic RAM (MRAM) , resistive RAM (RRAM) , flash memory, phase change memory (PCM) , and others) .
  • RAM random access memory
  • ROM read-only memory
  • DRAM dynamic RAM
  • SDRAM synchronous dynamic RAM
  • SRAM static RAM
  • FeRAM ferroelectric RAM
  • MRAM magnetic RAM
  • RRAM resistive RAM
  • PCM phase change memory
  • the controller 1802 may be configured to manage and coordinate various operations (e.g., signaling, receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) of the processor 1800 to cause the processor 1800 to support various operations in accordance with examples as described herein.
  • the controller 1802 may operate as a control unit of the processor 1800, generating control signals that manage the operation of various components of the processor 1800. These control signals include enabling or disabling functional units, selecting data paths, initiating memory access, and coordinating timing of operations.
  • the controller 1802 may be configured to fetch (e.g., obtain, retrieve, receive) instructions from the memory 1804 and determine subsequent instruction (s) to be executed to cause the processor 1800 to support various operations in accordance with examples as described herein.
  • the controller 1802 may be configured to track memory address of instructions associated with the memory 1804.
  • the controller 1802 may be configured to decode instructions to determine the operation to be performed and the operands involved.
  • the controller 1802 may be configured to interpret the instruction and determine control signals to be output to other components of the processor 1800 to cause the processor 1800 to support various operations in accordance with examples as described herein.
  • the controller 1802 may be configured to manage flow of data within the processor 1800.
  • the controller 1802 may be configured to control transfer of data between registers, arithmetic logic units (ALUs) , and other functional units of the processor 1800.
  • ALUs arithmetic logic units
  • the memory 1804 may include one or more caches (e.g., memory local to or included in the processor 1800 or other memory, such RAM, ROM, DRAM, SDRAM, SRAM, MRAM, flash memory, etc. In some implementation, the memory 1804 may reside within or on a processor chipset (e.g., local to the processor 1800) . In some other implementations, the memory 1804 may reside external to the processor chipset (e.g., remote to the processor 1800) .
  • caches e.g., memory local to or included in the processor 1800 or other memory, such RAM, ROM, DRAM, SDRAM, SRAM, MRAM, flash memory, etc.
  • the memory 1804 may reside within or on a processor chipset (e.g., local to the processor 1800) . In some other implementations, the memory 1804 may reside external to the processor chipset (e.g., remote to the processor 1800) .
  • the memory 1804 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1800, cause the processor 1800 to perform various functions described herein.
  • the code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory.
  • the controller 1802 and/or the processor 1800 may be configured to execute computer-readable instructions stored in the memory 1804 to cause the processor 1800 to perform various functions (e.g., functions or tasks supporting transmit power prioritization) .
  • the processor 1800 and/or the controller 1802 may be coupled with or to the memory 1804, the processor 1800, the controller 1802, and the memory 1804 may be configured to perform various functions described herein.
  • the processor 1800 may include multiple processors and the memory 1804 may include multiple memories. One or more of the multiple processors may be coupled with one or more of the multiple memories, which may, individually or collectively, be configured to perform various functions herein.
  • the one or more ALUs 1806 may be configured to support various operations in accordance with examples as described herein.
  • the one or more ALUs 1806 may reside within or on a processor chipset (e.g., the processor 1800) .
  • the one or more ALUs 1806 may reside external to the processor chipset (e.g., the processor 1800) .
  • One or more ALUs 1806 may perform one or more computations such as addition, subtraction, multiplication, and division on data.
  • one or more ALUs 1806 may receive input operands and an operation code, which determines an operation to be executed.
  • One or more ALUs 1806 be configured with a variety of logical and arithmetic circuits, including adders, subtractors, shifters, and logic gates, to process and manipulate the data according to the operation. Additionally, or alternatively, the one or more ALUs 1806 may support logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 1806 to handle conditional operations, comparisons, and bitwise operations.
  • logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 1806 to handle conditional operations, comparisons, and bitwise operations.
  • the processor 1800 may support wireless communication in accordance with examples as disclosed herein.
  • the processor 1802 may be configured to or operable to support a means for receiving (i) at least one signal backscattered by a first device based on carrier wave transmission from at least one second device or (ii) information determined based on the at least one backscattered signal by the first device, wherein the at least one backscattered signal is associated with at least one resource allocated to the at least one second device for the carrier wave transmission; and a means for determining, based on the at least one backscattered signal or the information, at least one serving device among the at least one second device for the first device.
  • the processor 1800 may be configured to or operable to support other means for other implementations of method 2400.
  • FIG. 19 illustrates an example of a processor 1900 that supports carrier wave node determination in accordance with aspects of the present disclosure.
  • the processor 1900 may be an example of a processor configured to perform various operations in accordance with examples as described herein.
  • the processor 1900 may include a controller 1902 configured to perform various operations in accordance with examples as described herein.
  • the processor 1900 may optionally include at least one memory 1904. Additionally, or alternatively, the processor 1900 may optionally include one or more arithmetic-logic units (ALUs) 1906.
  • ALUs arithmetic-logic units
  • One or more of these components may be in electronic communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
  • the processor 1900 may be a processor chipset and include a protocol stack (e.g., a software stack) executed by the processor chipset to perform various operations (e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) in accordance with examples as described herein.
  • a protocol stack e.g., a software stack
  • operations e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading
  • the processor chipset may include one or more cores, one or more caches (e.g., memory local to or included in the processor chipset (e.g., the processor 1900) or other memory (e.g., random access memory (RAM) , read-only memory (ROM) , dynamic RAM (DRAM) , synchronous dynamic RAM (SDRAM) , static RAM (SRAM) , ferroelectric RAM (FeRAM) , magnetic RAM (MRAM) , resistive RAM (RRAM) , flash memory, phase change memory (PCM) , and others) .
  • RAM random access memory
  • ROM read-only memory
  • DRAM dynamic RAM
  • SDRAM synchronous dynamic RAM
  • SRAM static RAM
  • FeRAM ferroelectric RAM
  • MRAM magnetic RAM
  • RRAM resistive RAM
  • PCM phase change memory
  • the controller 1902 may be configured to manage and coordinate various operations (e.g., signaling, receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) of the processor 1900 to cause the processor 1900 to support various operations in accordance with examples as described herein.
  • the controller 1902 may operate as a control unit of the processor 1900, generating control signals that manage the operation of various components of the processor 1900. These control signals include enabling or disabling functional units, selecting data paths, initiating memory access, and coordinating timing of operations.
  • the controller 1902 may be configured to fetch (e.g., obtain, retrieve, receive) instructions from the memory 1904 and determine subsequent instruction (s) to be executed to cause the processor 1900 to support various operations in accordance with examples as described herein.
  • the controller 1902 may be configured to track memory address of instructions associated with the memory 1904.
  • the controller 1902 may be configured to decode instructions to determine the operation to be performed and the operands involved.
  • the controller 1902 may be configured to interpret the instruction and determine control signals to be output to other components of the processor 1900 to cause the processor 1900 to support various operations in accordance with examples as described herein.
  • the controller 1902 may be configured to manage flow of data within the processor 1900.
  • the controller 1902 may be configured to control transfer of data between registers, arithmetic logic units (ALUs) , and other functional units of the processor 1900.
  • ALUs arithmetic logic units
  • the memory 1904 may include one or more caches (e.g., memory local to or included in the processor 1900 or other memory, such RAM, ROM, DRAM, SDRAM, SRAM, MRAM, flash memory, etc.
  • the memory 1904 may reside within or on a processor chipset (e.g., local to the processor 1900) .
  • the memory 1904 may reside external to the processor chipset (e.g., remote to the processor 1900) .
  • the memory 1904 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1900, cause the processor 1900 to perform various functions described herein.
  • the code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory.
  • the controller 1902 and/or the processor 1900 may be configured to execute computer-readable instructions stored in the memory 1904 to cause the processor 1900 to perform various functions (e.g., functions or tasks supporting transmit power prioritization) .
  • the processor 1900 and/or the controller 1902 may be coupled with or to the memory 1904, the processor 1900, the controller 1902, and the memory 1904 may be configured to perform various functions described herein.
  • the processor 1900 may include multiple processors and the memory 1904 may include multiple memories. One or more of the multiple processors may be coupled with one or more of the multiple memories, which may, individually or collectively, be configured to perform various functions herein.
  • the one or more ALUs 1906 may be configured to support various operations in accordance with examples as described herein.
  • the one or more ALUs 1906 may reside within or on a processor chipset (e.g., the processor 1900) .
  • the one or more ALUs 1906 may reside external to the processor chipset (e.g., the processor 1900) .
  • One or more ALUs 1906 may perform one or more computations such as addition, subtraction, multiplication, and division on data.
  • one or more ALUs 1906 may receive input operands and an operation code, which determines an operation to be executed.
  • One or more ALUs 1906 be configured with a variety of logical and arithmetic circuits, including adders, subtractors, shifters, and logic gates, to process and manipulate the data according to the operation. Additionally, or alternatively, the one or more ALUs 1906 may support logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 1906 to handle conditional operations, comparisons, and bitwise operations.
  • logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 1906 to handle conditional operations, comparisons, and bitwise operations.
  • the processor 1900 may support wireless communication in accordance with examples as disclosed herein.
  • the processor 1902 may be configured to or operable to support a means for receiving (i) at least one signal backscattered by a first device based on carrier wave transmission from at least one second device or (ii) information determined based on the at least one backscattered signal by the first device, wherein the at least one backscattered signal is associated with at least one resource allocated to the at least one second device for the carrier wave transmission; and a means for determining, based on the at least one backscattered signal or the information, at least one serving device among the at least one second device for the first device.
  • the processor 1900 may be configured to or operable to support other means for other implementations of method 2500.
  • FIG. 20 illustrates an example of a processor 2000 that supports carrier wave node determination in accordance with aspects of the present disclosure.
  • the processor 2000 may be an example of a processor configured to perform various operations in accordance with examples as described herein.
  • the processor 2000 may include a controller 2002 configured to perform various operations in accordance with examples as described herein.
  • the processor 2000 may optionally include at least one memory 2004. Additionally, or alternatively, the processor 2000 may optionally include one or more arithmetic-logic units (ALUs) 2006.
  • ALUs arithmetic-logic units
  • the processor 2000 may be a processor chipset and include a protocol stack (e.g., a software stack) executed by the processor chipset to perform various operations (e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) in accordance with examples as described herein.
  • a protocol stack e.g., a software stack
  • operations e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading
  • the processor chipset may include one or more cores, one or more caches (e.g., memory local to or included in the processor chipset (e.g., the processor 2000) or other memory (e.g., random access memory (RAM) , read-only memory (ROM) , dynamic RAM (DRAM) , synchronous dynamic RAM (SDRAM) , static RAM (SRAM) , ferroelectric RAM (FeRAM) , magnetic RAM (MRAM) , resistive RAM (RRAM) , flash memory, phase change memory (PCM) , and others) .
  • RAM random access memory
  • ROM read-only memory
  • DRAM dynamic RAM
  • SDRAM synchronous dynamic RAM
  • SRAM static RAM
  • FeRAM ferroelectric RAM
  • MRAM magnetic RAM
  • RRAM resistive RAM
  • PCM phase change memory
  • the controller 2002 may be configured to manage and coordinate various operations (e.g., signaling, receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) of the processor 2000 to cause the processor 2000 to support various operations in accordance with examples as described herein.
  • the controller 2002 may operate as a control unit of the processor 2000, generating control signals that manage the operation of various components of the processor 2000. These control signals include enabling or disabling functional units, selecting data paths, initiating memory access, and coordinating timing of operations.
  • the controller 2002 may be configured to fetch (e.g., obtain, retrieve, receive) instructions from the memory 2004 and determine subsequent instruction (s) to be executed to cause the processor 2000 to support various operations in accordance with examples as described herein.
  • the controller 2002 may be configured to track memory address of instructions associated with the memory 2004.
  • the controller 2002 may be configured to decode instructions to determine the operation to be performed and the operands involved.
  • the controller 2002 may be configured to interpret the instruction and determine control signals to be output to other components of the processor 2000 to cause the processor 2000 to support various operations in accordance with examples as described herein.
  • the controller 2002 may be configured to manage flow of data within the processor 2000.
  • the controller 2002 may be configured to control transfer of data between registers, arithmetic logic units (ALUs) , and other functional units of the processor 2000.
  • ALUs arithmetic logic units
  • the memory 2004 may include one or more caches (e.g., memory local to or included in the processor 2000 or other memory, such RAM, ROM, DRAM, SDRAM, SRAM, MRAM, flash memory, etc.
  • the memory 2004 may reside within or on a processor chipset (e.g., local to the processor 2000) .
  • the memory 2004 may reside external to the processor chipset (e.g., remote to the processor 2000) .
  • the memory 2004 may store computer-readable, computer-executable code including instructions that, when executed by the processor 2000, cause the processor 2000 to perform various functions described herein.
  • the code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory.
  • the controller 2002 and/or the processor 2000 may be configured to execute computer-readable instructions stored in the memory 2004 to cause the processor 2000 to perform various functions (e.g., functions or tasks supporting transmit power prioritization) .
  • the processor 2000 and/or the controller 2002 may be coupled with or to the memory 2004, the processor 2000, the controller 2002, and the memory 2004 may be configured to perform various functions described herein.
  • the processor 2000 may include multiple processors and the memory 2004 may include multiple memories. One or more of the multiple processors may be coupled with one or more of the multiple memories, which may, individually or collectively, be configured to perform various functions herein.
  • the one or more ALUs 2006 may be configured to support various operations in accordance with examples as described herein.
  • the one or more ALUs 2006 may reside within or on a processor chipset (e.g., the processor 2000) .
  • the one or more ALUs 2006 may reside external to the processor chipset (e.g., the processor 2000) .
  • One or more ALUs 2006 may perform one or more computations such as addition, subtraction, multiplication, and division on data.
  • one or more ALUs 2006 may receive input operands and an operation code, which determines an operation to be executed.
  • One or more ALUs 2006 be configured with a variety of logical and arithmetic circuits, including adders, subtractors, shifters, and logic gates, to process and manipulate the data according to the operation. Additionally, or alternatively, the one or more ALUs 2006 may support logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 2006 to handle conditional operations, comparisons, and bitwise operations.
  • logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 2006 to handle conditional operations, comparisons, and bitwise operations.
  • the processor 2000 may support wireless communication in accordance with examples as disclosed herein.
  • the processor 2002 may be configured to or operable to support a means for receiving (i) at least one signal backscattered by a first device based on carrier wave transmission from at least one second device or (ii) information determined based on the at least one backscattered signal by the first device, wherein the at least one backscattered signal is associated with at least one resource allocated to the at least one second device for the carrier wave transmission; and a means for determining, based on the at least one backscattered signal or the information, at least one serving device among the at least one second device for the first device.
  • the processor 2000 may be configured to or operable to support other means for other implementations of method 2600.
  • FIG. 21 illustrates a flowchart of a method 2100 that supports transmission optimization in accordance with aspects of the present disclosure.
  • the operations of the method 2100 may be implemented by a first device or its components as described herein.
  • the operations of the method 2100 may be performed by a network entity 102 (e.g. the base station 201) as described herein.
  • the first device may execute a set of instructions to control the function elements of the device to perform the described functions. Additionally, or alternatively, the device may perform aspects of the described functions using special-purpose hardware.
  • the first device 102 receives, from one or more second devices, one or more first transmissions on a first set of configured resources.
  • the first device 102 determines whether a usage of the first set of configured resources satisfies a threshold.
  • the first device 102 transmits to at least one second device: i) a first configuration indicating a second set of configured resources different than the first set of configured resources or ii) a second configuration indicating a set of resources.
  • FIG. 22 illustrates a flowchart of a method 2200 that supports transmission optimization in accordance with aspects of the present disclosure.
  • the operations of the method 2200 may be implemented by a second device or its components as described herein.
  • the operations of the method 2200 may be performed by the UE 104 or the UE 202 as described herein.
  • the second device may execute a set of instructions to control the function elements of the device to perform the described functions. Additionally, or alternatively, the device may perform aspects of the described functions using special-purpose hardware.
  • the second device 104 transmits, on a set of configured resources, a first data transmission to a first device.
  • the second device 104 receives, from the first device, i) a first configuration indicating a second set of configured resources different than the first set of configured resources or ii) a second configuration indicating a set of resources.
  • the first configuration or the second configuration is transmitted based on that a usage of the first set of configured resources satisfies a threshold.
  • FIG. 23 illustrates a flowchart of a method 2300 that supports transmission optimization in accordance with aspects of the present disclosure.
  • the operations of the method 2300 may be implemented by a first device or its components as described herein.
  • the operations of the method 2300 may be performed by a network entity 102 (e.g. the base station 201) as described herein.
  • the first device may execute a set of instructions to control the function elements of the device to perform the described functions. Additionally, or alternatively, the device may perform aspects of the described functions using special-purpose hardware.
  • the first device 102 transmits configuration information to one or more second devices.
  • the configuration information indicates a first set of resources, a first set of response resources associated with the first set of resources, at least one candidate set of resources and at least one candidate set of response resources associated with the at least one candidate set of resources.
  • the first device 120 receives, from the one or more second devices, one or more first transmissions on the first set of resources.
  • the first device 102 transmits, on the first set of response resources, at least one first response message for at least one first transmission received on the first set of resources.
  • FIG. 24 illustrates a flowchart of a method 2400 that supports transmission optimization in accordance with aspects of the present disclosure.
  • the operations of the method 2400 may be implemented by a second device or its components as described herein.
  • the operations of the method 2400 may be performed by the UE 104 or the UE 202 as described herein.
  • the second device may execute a set of instructions to control the function elements of the device to perform the described functions. Additionally, or alternatively, the device may perform aspects of the described functions using special-purpose hardware.
  • the second device 104 receives configuration information from a first device.
  • the configuration information indicates a first set of resources, a first set of response resources associated with the first set of resources, at least one candidate set of resources and at least one candidate set of response resources associated with the at least one candidate set of resources.
  • the second device 104 transmits, to the first device, a first transmission on the first set of resources.
  • FIG. 25 illustrates a flowchart of a method 2500 that supports transmission optimization in accordance with aspects of the present disclosure.
  • the operations of the method 2500 may be implemented by a first device or its components as described herein.
  • the operations of the method 2500 may be performed by a network entity 102 (e.g. the base station 201) as described herein.
  • the first device may execute a set of instructions to control the function elements of the device to perform the described functions. Additionally, or alternatively, the device may perform aspects of the described functions using special-purpose hardware.
  • the first device 102 transmits configuration information to one or more second devices, wherein the configuration information indicates a plurality of sets of resources for the one or more second devices to select for transmitting first transmissions.
  • the first device 102 receives, from a second device of the one or more second devices, one or more first transmissions on one or more sets of resources that are selected by the second device from the plurality of sets of resources.
  • FIG. 26 illustrates a flowchart of a method 2600 that supports transmission optimization in accordance with aspects of the present disclosure.
  • the operations of the method 2600 may be implemented by a second device or its components as described herein.
  • the operations of the method 2600 may be performed by the UE 104 or the UE 202 as described herein.
  • the second device may execute a set of instructions to control the function elements of the device to perform the described functions. Additionally, or alternatively, the device may perform aspects of the described functions using special-purpose hardware.
  • the second device 104 receives configuration information from a first device, wherein the configuration information indicates a plurality of sets of resources for the second device to select for transmitting a first transmission.
  • the second device 104 selects one or more sets of resource from the plurality of sets of resources.
  • the second device 104 transmits, to the first device, one or more first transmissions on the one or more sets of resource.
  • a general-purpose processor may be a microprocessor, but in the alternative, the processor may be any processor, controller, microcontroller, or state machine.
  • a processor may also be implemented as a combination of computing devices (e.g., a combination of a DSP and a microprocessor, multiple microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.
  • the functions described herein may be implemented in hardware, software executed by a processor, firmware, or any combination thereof. If implemented in software executed by a processor, the functions may be stored on or transmitted over as one or more instructions or code on a computer-readable medium. Other examples and implementations are within the scope of the disclosure and appended claims. For example, due to the nature of software, functions described herein may be implemented using software executed by a processor, hardware, firmware, hardwiring, or combinations of any of these. Features implementing functions may also be physically located at various positions, including being distributed such that portions of functions are implemented at different physical locations.
  • Computer-readable media includes both non-transitory computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another.
  • a non-transitory storage medium may be any available medium that may be accessed by a general-purpose or special-purpose computer.
  • non-transitory computer-readable media may include RAM, ROM, electrically erasable programmable ROM (EEPROM) , flash memory, compact disk (CD) ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other non-transitory medium that may be used to carry or store desired program code means in the form of instructions or data structures and that may be accessed by a general-purpose or special-purpose computer, or a general-purpose or special-purpose processor.
  • an article “a” before an element is unrestricted and understood to refer to “at least one” of those elements or “one or more” of those elements.
  • the terms “a, ” “at least one, ” “one or more, ” and “at least one of one or more” may be interchangeable.
  • a list of items indicates an inclusive list such that, for example, a list of at least one of A, B, or C means A or B or C or AB or AC or BC or ABC (i.e., A and B and C) .
  • the phrase “based on” shall not be construed as a reference to a closed set of conditions. For example, an example step that is described as “based on condition A” may be based on both a condition A and a condition B without departing from the scope of the present disclosure.
  • the phrase “based on” shall be construed in the same manner as the phrase “based at least in part on.
  • a “set” may include one or more elements.

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Mobile Radio Communication Systems (AREA)

Abstract

Various aspects of the present disclosure relate to transmission optimization. In an aspect, a first device receives, from one or more second devices, one or more first transmissions on a first set of configured resources. Then, the first device determines whether a usage of the first set of configured resources satisfies a threshold. Based on determining that the usage of the first set of configured resources satisfies the threshold, the first device transmits to at least one second device: i) a first configuration indicating a second set of configured resources different than the first set of configured resources or ii) a second configuration indicating a set of resources. In this way, the transmission in an interne of things (IoT) system can be optimized.

Description

TRANSMISSION OPTIMIZATION IN INTERNET OF THINGS (IoT) SYSTEM
The present disclosure relates to wireless communications, and more specifically to transmission optimization in internet of things (IoT) system.
BACKGROUND
A wireless communications system may include one or multiple network communication devices, such as base stations (BSs) , which may be otherwise known as an eNodeB (eNB) , a next-generation NodeB (gNB) , or other suitable terminology. Each network communication devices, such as a base station may support wireless communications for one or multiple user communication devices, which may be otherwise known as user equipment (UE) , or other suitable terminology. The wireless communications system may support wireless communications with one or multiple user communication devices by utilizing resources of the wireless communication system (e.g., time resources (e.g., symbols, slots, subframes, frames, or the like) or frequency resources (e.g., subcarriers, carriers) . Additionally, the wireless communications system may support wireless communications across various radio access technologies including third generation (3G) radio access technology, fourth generation (4G) radio access technology, fifth generation (5G) radio access technology, among other suitable radio access technologies beyond 5G (e.g., sixth generation (6G) ) .
The wireless communication system may include an ambient Internet of Things (IoT) device. In some cases, the wireless communication system may include a considerable number of ambient IoT devices and the ambient IoT devices have specific characteristics (for example, a tag IoT device without a battery) compared with a general terminal device in certain aspects, which means that an data transmission or network access procedure from the ambient IoT device may be further optimized with respect to the characteristics of the ambient IoT devices.
SUMMARY
The present disclosure relates to a base station, a user equipment, processors and methods that support transmission optimization in IoT system.
Some implementations of the method and devices described herein include, receiving, from one or more second devices, one or more first transmissions on a first set of configured resources; determining whether a usage of the first set of configured resources satisfies a threshold; based on determining that the usage of the first set of configured resources satisfies the threshold, transmitting to at least one second device: i) a first configuration indicating a second set of configured resources different than the first set of configured resources or ii) a second configuration indicating a set of resources.
Some implementations of the method and devices described herein may further include receiving, from the one or more second devices, the one or more first transmissions on the second set of configured resources; or receiving, from the one or more second devices, one or more first transmissions on a combination resource set comprising the first set of configured resources and the set of resources.
Some implementations of the method and devices described herein may further include detecting a first usage of a first number of resources of the first set of configured resources or a second usage of a second number of resources of the first set of configured resources, wherein the first usage is indicative of the first number of resources being used, and wherein the second usage is indicative of the second number of resources being unused; determining a usage ratio or a non-usage ratio based on the first set of configured resources and at least one of the first number of resources or the second number of resources; and performing a first comparison between the usage ratio and a first threshold or a second comparison between the non-usage ratio and a second threshold, wherein the first threshold and the second threshold are configurable. Determining whether the usage of the first set of configured resources satisfies the threshold is based on one or more of the first comparison or the second comparison.
Some implementations of the method and devices described herein may further include, based on that the usage ratio is greater than or equal to the first threshold or the non-usage ratio is less than or equal to the second threshold, determining that the usage of first set of configured resources satisfies the threshold.
Some implementations of the method and devices described herein may further include detecting a corresponding usage of at least one resource based on an energy level or a power level associated with the at least one resource, or detecting that  the corresponding usage of the at least one resource based in part on at least one first transmission of the one or more first transmissions.
Some implementations of the method and devices described herein may further include transmitting a mapping configuration to the one or more second devices, wherein the mapping configuration indicates a plurality of association relationships between a plurality of response resources and a plurality of resources of the first set of configured resources, the second set of configured resources, or a combination resource set comprising the first set of configured resources and the set of resources.
Some implementations of the method and devices described herein may further include transmit a response message for at least one first transmission on a response resource associated with a resource for the at least one first transmission.
In some implementations of the method and devices described herein, the response resource is within a respective time window that is associated with the one of the following: the set of configured resource, the further set of configured resources, or the combination resource set comprising the set of configured resources and the set of additional resources.
In some implementations of the method and devices described herein, resources in the plurality of resources are multiplexed in a time domain, a frequency domain and a code domain, a first resource of the plurality of resources is associated with a first response resource, and a second resource of the plurality of resources is associated with a second response resource, and the first response resource is different from the second response resource in the time domain, or the first response resource is different from the second response resource by the time domain and the frequency domain.
In some implementations of the method and devices described herein, resources in the plurality of resources are multiplexed in a time domain and a frequency domain; a third resource of the plurality of resources is associated with a third response resource, and a fourth resource of the plurality of resources is associated with a fourth response resource, and the third response resource is different from the fourth response resource by the time domain and the frequency domain.
In some implementations of the method and devices described herein, resources in the plurality of resources are multiplexed in a time domain and a code domain;  a fifth resource of the plurality of resources is associated with a fifth response resource, and a sixth resource of the plurality of resources is associated with a sixth response resource, and the fifth response resource is different from the sixth response resource by the time domain.
In some implementations of the method and devices described herein, the mapping configuration is comprised in at least one of third configuration information that indicates the set of configured resources, the first configuration information, or the second configuration.
In some implementations of the method and devices described herein, a resource of the plurality of resources is identified by a code multiplexed index, a frequency multiplexed index and a time multiplexed index; and the mapping configuration comprises a reference time interval offset value and a plurality of index offset values, for determining, in the plurality of response resources, an index of a response resource associated with the resource, the reference time interval offset value indicates an offset between a first reference time position of the plurality of resources and a second reference time position of the plurality of response resources, and an index offset value of the plurality of index offset values is associated with the number of code multiplexed indexes, the number of the frequency multiplexed indexes and the number of the time multiplexed indexes.
In some implementations of the method and devices described herein, the first device comprises a network device or a relay/repeater device providing a network access for the one or more other devices, user equipment or terminal devices, the second device comprises an ambient internet of things (IoT) device, and the first transmission comprises an uplink data transmission or a sidelink transmission.
Some implementations of the method and devices described herein may further include transmitting a synchronization message to the one or more other devices; and transmitting third configuration that indicates the first set of configured resources.
In some implementations of the method and devices described herein, the synchronization signal can be used to supply energy for the second device.
Some implementations of the method and devices described herein include, transmitting, on a set of configured resources, a first data transmission to a first device;  receiving, from the first device, i) a first configuration indicating a second set of configured resources different than the first set of configured resources or ii) a second configuration indicating a set of resources, wherein the first configuration or the second configuration is transmitted based on that a usage of the first set of configured resources satisfies a threshold.
Some implementations of the method and devices described herein may further include transmitting, on the second set of configured resources, the first transmission to the first device; or transmitting on a combination resource set comprising the first set of configured resources and the set of resources, the first transmission to the first device.
Some implementations of the method and devices described herein may further include receiving a mapping configuration from the first device, wherein the mapping configuration indicates a plurality of association relationships between a plurality of response resources and a plurality of resources of the set of configured resources, a further set of configured resources, or a combination resource set comprising the set of configured resources and the set of additional resources.
Some implementations of the method and devices described herein may further include receiving a response message for the first transmission on a response resource associated with a resource for the first transmission.
In some implementations of the method and devices described herein, the response resource is within a respective time window that is associated with the one of the following: the set of configured resource, the further set of configured resources, or the combination resource set comprising the set of configured resources and the set of additional resources.
In some implementations of the method and devices described herein, resources in the plurality of resources are multiplexed in a time domain, a frequency domain and a code domain, a first resource of the plurality of resources is associated with a first response resource, and a second resource of the plurality of resources is associated with a second response resource, and the first response resource is different from the second response resource in the time domain, or the first response resource is different from the second response resource by the time domain and the frequency domain.
In some implementations of the method and devices described herein, the resources are multiplexed in a time domain and a frequency domain; a third resource of the plurality of resources is associated with a third response resource, and a fourth resource of the plurality of resources is associated with a fourth response resource, and the third response resource is different from the fourth response resource by the time domain and the frequency domain.
In some implementations of the method and devices described herein, resources in the plurality of resources are multiplexed in a time domain and a code domain; a fifth resource of the plurality of resources is associated with a fifth response resource, and a sixth resource of the plurality of resources is associated with a sixth response resource, and the fifth response resource is different from the sixth response resource by the time domain.
In some implementations of the method and devices described herein, the mapping configuration is comprised in at least one of third configuration that indicates the first set of configured resources, the first configuration, or the second configuration.
In some implementations of the method and devices described herein, a resource of the plurality of resources is identified by a code multiplexed index, a frequency multiplexed index and a time multiplexed index; and the mapping configuration comprises a reference time interval offset value and a plurality of index offset values, for determining, in the plurality of response resources, an index of a response resource associated with the resource, the reference position value indicates an offset between a first reference time position of the plurality of resources and a second reference time position of the plurality of response resources, and an index offset value of the plurality of index offset values is associated with the number of code multiplexed indexes, the number of the frequency multiplexed indexes and the number of the time multiplexed indexes.
In some implementations of the method and devices described herein, at least one of the following: the first device comprises a network device or a relay/repeater device providing a network access for the one or more other devices, user equipment or terminal devices, the second device comprises an ambient internet of things (IoT) device, and the first data transmission comprises an uplink data transmission or a sidelink transmission.
Some implementations of the method and devices described herein may further include receiving a synchronization message from the first device; and receiving third confirmation information that indicates the first set of configured resources.
In some implementations of the method and devices described herein, the synchronization signal can be to supply energy for the second device.
Some implementations of the method and devices described herein include, transmitting configuration information to one or more second devices, wherein the configuration information indicates a first set of resources, a first set of response resources associated with the first set of resources, at least one candidate set of resources and at least one candidate set of response resources associated with the at least one candidate set of resources; receiving, from the one or more second devices, one or more first transmissions on the first set of resources; and transmitting, on the first set of response resources, at least one first response message for at least one first transmission received on the first set of resources.
Some implementations of the method and devices described herein may further include receiving, from a second device of the one or more second devices, the first transmission on the at least one candidate set of resources, wherein the second device receives no first response message on the first set of response resources; and transmitting, on the at least one candidate set of response resources, the first response message for the first transmission to the second device.
In some implementations of the method and devices described herein, at least one of the following: the first device comprises a network device or a relay/repeater device providing a network access for the one or more other devices or a user equipment terminal device, the second device comprises an ambient internet of things (IoT) device, and the first transmission comprises an uplink transmission or a sidelink transmission.
Some implementations of the method and devices described herein include, receiving configuration information from a first device, wherein the configuration information indicates a first set of resources, a first set of response resources associated with the first set of resources, at least one candidate set of resources and at least one candidate set of response resources associated with the at least one candidate set of resources; transmitting, to the first device, a first transmission on the first set of resources.
Some implementations of the method and devices described herein may further include detecting, on the first set of response resources, a first response message for the first transmission; based on detecting the first response message is not received, transmitting the first transmission to the first device on the at least one candidate set of response resources; and receiving the first response message on the at least one candidate set of response resources associated with the at least one candidate set of resources.
In some implementations of the method and devices described herein, at least one of the following: the first device comprises a network device or a relay/repeater device providing a network access for the one or more other devices or a user equipment terminal device, the second device comprises an ambient internet of things (IoT) device, and the first transmission comprises an uplink transmission or a sidelink transmission.
Some implementations of the method and devices described herein include, transmitting configuration information to one or more second devices, wherein the configuration information indicates a plurality of sets of resources for the one or more second devices to select for transmitting first transmissions; and receiving, from a second device of the one or more second devices, one or more first transmissions on one or more sets of resources that are selected by the second device from the plurality of sets of resources.
In some implementations of the method and devices described herein, the configuration information further indicates a set of response resources associated with the plurality sets of resources, and some implementations of the method and devices described herein may further include: transmitting, to the second device, a response message for the received one or more first transmissions on the set of response resources.
In some implementations of the method and devices described herein, at least one of the following: the first device comprises a network device or a relay device providing a network access for the one or more other devices or a user equipment terminal device, the second device comprises an ambient internet of things (IoT) device, and the first transmission comprises an uplink transmission or a sidelink transmission.
Some implementations of the method and devices described herein include, receiving configuration information from a first device, wherein the configuration information indicates a plurality of sets of resources for the second device to select for transmitting a first transmission; selecting one or more sets of resource from the plurality  of sets of resources; and transmitting, to the first device, one or more first transmissions on the one or more sets of resource.
In some implementations of the method and devices described herein, the configuration information further indicates a set of response resources associated with the plurality sets of resources, and some implementations of the method and devices described herein may further include receiving, from the first device, a response message for the received one or more first transmissions on the set of response resources.
In some implementations of the method and devices described herein, at least one of the following: the first device comprises a network device or a relay/repeater device providing a network access for the one or more other devices, user equipment or terminal devices, the second device comprises an ambient internet of things (IoT) device, and the first transmission comprises an uplink data transmission or a sidelink transmission.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1A illustrates an example of a wireless communications system that supports transmission optimization in accordance with aspects of the present disclosure.
FIG. 1B illustrates an example scenario of a IoT system that supports transmission optimization in accordance with aspects of the present disclosure.
FIG. 1C illustrates an example procedure of a random access channel (RACH) for initial access.
FIG. 2 illustrates an example signaling diagram illustrating an example process that supports transmission optimization in accordance with aspects of the present disclosure.
FIG. 3a-FIG. 3d illustrate examples of mapping configurations between resources and response resources in accordance with aspects of the present disclosure.
FIG. 4a-FIG. 4c illustrate example procedures of transmission optimization procedure for the IoT system in accordance with aspects of the present disclosure.
FIG. 5 illustrates another example signaling diagram illustrating another example process that supports transmission optimization in accordance with aspects of the present disclosure.
FIG. 6 illustrates an example procedure of transmission optimization procedure for the IoT system in accordance with aspects of the present disclosure.
FIG. 7 illustrates a further example signaling diagram illustrating another example process that supports transmission optimization in accordance with aspects of the present disclosure.
FIG. 8 illustrates an example procedure of transmission optimization procedure for the IoT system in accordance with aspects of the present disclosure.
FIGS. 9-14 illustrate examples of devices that support carrier wave node determination in accordance with aspects of the present disclosure.
FIGS. 15-20 illustrate examples of processors that support carrier wave node determination in accordance with aspects of the present disclosure.
FIG. 21 illustrates a flowchart of a method that supports transmission optimization in accordance with aspects of the present disclosure.
FIG. 22 illustrates a flowchart of a method that supports transmission optimization in accordance with aspects of the present disclosure.
FIG. 23 illustrates a flowchart of a method that supports transmission optimization in accordance with aspects of the present disclosure.
FIG. 24 illustrates a flowchart of a method that supports transmission optimization in accordance with aspects of the present disclosure.
FIG. 25 illustrates a flowchart of a method that supports transmission optimization in accordance with aspects of the present disclosure.
FIG. 26 illustrates a flowchart of a method that supports transmission optimization in accordance with aspects of the present disclosure.
Throughout the drawings, the same or similar reference numerals represent the same or similar elements.
DETAILED DESCRIPTION
Principles of the present disclosure will now be described with reference to some embodiments. It is to be understood that these embodiments are described only for the purpose of illustration and help those skilled in the art to understand and implement the present disclosure, without suggesting any limitation as to the scope of the disclosure. The disclosure described herein may be implemented in various manners other than the ones described below.
In the following description and claims, unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skills in the art to which this disclosure belongs.
References in the present disclosure to “one embodiment, ” “an example embodiment, ” “an embodiment, ” “some embodiments, ” and the like indicate that the embodiment (s) described may include a particular feature, structure, or characteristic, but it is not necessary that every embodiment includes the particular feature, structure, or characteristic. Moreover, such phrases do not necessarily refer to the same embodiment (s) . Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.
It shall be understood that although the terms “first” and “second” or the like may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another element. For example, a first element could also be termed as a second element, and similarly, a second element could also be termed as a first element, without departing from the scope of embodiments. As used herein, the term “and/or” includes any and all combinations of one or more of the listed terms.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments. As used herein, the singular forms “a” , “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” , “comprising” , “has” , “having” , “includes” and/or “including” , when used herein, specify the presence of stated features, elements, and/or components etc., but  do not preclude the presence or addition of one or more other features, elements, components and/or combinations thereof.
As used herein, the term “communication network” refers to a network following any suitable communication standards, such as, 5G new radio (NR) , LTE, LTE-Advanced (LTE-A) , Wideband Code Division Multiple Access (WCDMA) , High-Speed Packet Access (HSPA) , Narrow Band Internet of Things (NB-IoT) , and so on. Further, the communications between a UE and a network device in the communication network may be performed according to any suitable generation communication protocols, including but not limited to, the first generation (1G) , the second generation (2G) , 2.5G, 2.75G, the third generation (3G) , the 4G, 4.5G, the 5G communication protocols, and/or any other protocols either currently known or to be developed in the future. Embodiments of the present disclosure may be applied in various communication systems. Given the rapid development in communications, there will also be future type communication technologies and systems in which the present disclosure may be embodied. It should not be seen as limiting the scope of the present disclosure to only the aforementioned systems.
As used herein, the term “network device” generally refers to a node in a communication network via which a UE can access the communication network and receive services therefrom. The network device may refer to a base station (BS) or an access point (AP) , for example, a node B (NodeB or NB) , a radio access network (RAN) node, an evolved NodeB (eNodeB or eNB) , a NR NB (also referred to as a gNB) , a Remote Radio Unit (RRU) , a radio header (RH) , an infrastructure device for a vehicle-to-everything (V2X) communication, a transmission and reception point (TRP) , a reception point (RP) , a remote radio head (RRH) , a relay, an integrated access and backhaul (IAB) node, a low power node such as a femto a base station (BS) , a pico BS, and so forth, depending on the applied terminology and technology. The network device may further refer to a network function (NF) in the core network, for example, a service management function (SMF) , an access and mobility management function (AMF) , a policy control function (PCF) , a user plane function (UPF) or devices with same function in future network architectures, and so forth.
As used herein, the term “UE” generally refers to any end device that may be capable of wireless communications. By way of example rather than a limitation, a UE may also be referred to as a communication device, a terminal device, an end user device,  a subscriber station (SS) , an unmanned aerial vehicle (UAV) , a portable subscriber station, a mobile station (MS) , or an access terminal (AT) . The UE may include, but is not limited to, a mobile phone, a cellular phone, a smart phone, a voice over IP (VoIP) phone, a wireless local loop phone, a tablet, a wearable UE, a personal digital assistant (PDA) , a portable computer, a desktop computer, an image capture UE such as a digital camera, a gaming UE, a music storage and playback appliance, a vehicle-mounted wireless UE, a wireless endpoint, a mobile station, laptop-embedded equipment (LEE) , laptop-mounted equipment (LME) , a USB dongle, a smart device, wireless customer-premises equipment (CPE) , an Internet of Things (loT) device, a watch or other wearable, a head-mounted display (HMD) , a vehicle, a drone, a medical device (for example, a remote surgery device) , an industrial device (for example, a robot and/or other wireless devices operating in an industrial and/or an automated processing chain contexts) , a consumer electronics device, a device operating on commercial and/or industrial wireless networks, and the like. In the following description, the terms: “UE, ” “communication device, ” “terminal, ” and “UE, ” may be used interchangeably.
As used herein, the term “A-IoT (Ambient IoT) device” refers to a device without batteries or with limited energy storage capabilities. For the A-IoT device, energy is provided by harvesting radio waves, light, motion, heat, or any other suitable source. A-IoT device can also be called zero-power terminals, near-zero power terminals, passive IoT device, ambient backscatter communication (AmBC) device, tag, etc. Compared with low-power and wide-coverage services, such as narrow band (NB) IoT, enhance machine type communication (eMTC) , A-IoT has lower complexity and lower power consumption, and is suitable for more application scenarios.
In recent years, IoT has attracted much attention in the wireless communication world. More ‘things’ are expected to be interconnected for improving productivity efficiency and increasing comforts of life. Further reduction of size, complexity, and power consumption of IoT devices can enable the deployment of tens or even hundreds of billion IoT devices for various applications and provide added value across the entire value chain. It is impossible to power all the IoT devices by battery that needs to be replaced or recharged manually, which leads to high maintenance cost, serious environmental issues, and even safety hazards for some use cases (e.g., wireless sensor in electric power and petroleum industry) .
Most of the existing wireless communication devices are powered by battery that needs to be replaced or recharged manually. The automation and digitalization of various industries open numbers of new markets requiring new IoT technologies of supporting batteryless devices with no energy storage capability or devices with energy storage that do not need to be replaced or recharged manually. The form factor of such devices must be reasonably small to convey the validity of target use cases.
TR 22.840 is being developed by SA1 to capture use cases, traffic scenarios, device constraints of ambient power-enabled Internet of Things and identify new potential service requirements as well as new KPIs. SA1 are considering devices being either battery-less or with limited energy storage capability (i.e., using a capacitor) and the energy is provided through the harvesting of radio waves, light, motion, heat, or any other power source that could be seen suitable.
Considering the limited size and complexity required by practical applications for batteryless devices with no energy storage capability or devices with limited energy storage that do not need to be replaced or recharged manually, the output power of energy harvester is typically from 1μW to a few hundreds of μW. Existing cellular devices may not work well with energy harvesting due to their peak power consumption of higher than 10mW.
An example type of application in TR 22.840 is asset identification, which presently has to resort mainly to barcode and RFID in most industries. The main advantage of these two technologies is the ultra-low complexity and small form factor of the tags. However, the limited reading range of a few meters usually requires handheld scanning which leads to labor intensive and time-consuming operations, or RFID portals/gates which leads to costly deployments. Moreover, the lack of interference management scheme results in severe interference between RFID readers and capacity problems, especially in case of dense deployment. It is hard to support large-scale network with seamless coverage for RFID.
TSG RAN has completed a Rel-18 RAN-level SI on Ambient IoT, which provides a terminological and scoping framework for future discussions of Ambient IoT. This has defined representative use cases, deployment scenarios, connectivity topologies, Ambient IoT devices, design targets, and required functionalities; it also conducted a  preliminary feasibility assessment, and gave recommendations for down-selection in setting the scope of a further WG-level study.
Since existing technologies cannot meet all the requirements of target use cases, a new IoT technology is recommended to open new markets within 3GPP systems, whose number of connections and/or device density can be orders of magnitude higher than existing 3GPP IoT technologies. The new IoT technology shall provide complexity and power consumption orders of magnitude lower than the existing 3GPP LPWA technologies (e.g. NB-IoT and eMTC) , and shall address use cases and scenarios that cannot otherwise be fulfilled based on existing 3GPP LPWA IoT technologies.
Study on solutions for Ambient IoT (Internet of Things) in new radio (NR) has been approved as in RP-234058. In the objective of the study item (SI) , this study item description (SID) may comprise the following contents. The definitions provided in TR 38.848 are taken into this SI, and the following are the exclusive general scope.
For example, in some situations, a burst of data transmissions or device access procedures may occur between a considerable number ambient internet of things (IoT) devices (e.g., UE) and a network device or relay device providing network access (e.g., a base station or UE) within a short period. An exemplary scenario of the above discussed IoT system is further discussed with reference to FIG. 1B.
In view of the above discussions, some embodiments of the present disclosure provide a solution for transmission optimization with respect to the IoT system. In the solution, a first device providing the network access receives, on a set of configured resources, data transmissions from one or more other devices comprising a second device. The first device further determines whether the set of configured resources is over-occupied. Then, based on determining that the set of configured resources is over-occupied, the first device transmits to at least a part of the one or more other devices: i) first configuration information indicating a further set of configured resources that is greater than the set of configured resources, or ii) second configuration information indicating a set of additional resources.
In this way, the IoT devices, especially the ambient IoT devices, may perform transmission to the devices providing the network access with a higher successful probability, without repeatedly performing the access procedures. As such, the power or energy of the IoT devices can be saved.
Principles and implementations of embodiments of the present disclosure will be described in detail below with reference to the Figures below.
FIG. 1A illustrates an example of a wireless communications system (or referred to as communication network) 100 that supports transmission optimization in IoT system in accordance with aspects of the present disclosure. The wireless communications system 100 may include one or more network entities 102 (also referred to as network equipment) , one or more UEs 104, a core network 106, and a packet data network 108. The wireless communications system 100 may support various radio access technologies. In some implementations, the wireless communications system 100 may be a 4G network, such as an LTE network or an LTE-Advanced (LTE-A) network. In some other implementations, the wireless communications system 100 may be a 5G network, such as an NR network. In other implementations, the wireless communications system 100 may be a combination of a 4G network and a 5G network, or other suitable radio access technology including Institute of Electrical and Electronics Engineers (IEEE) 802.11 (Wi-Fi) , IEEE 802.16 (WiMAX) , IEEE 802.20. The wireless communications system 100 may support radio access technologies beyond 5G. Additionally, the wireless communications system 100 may support technologies, such as time division multiple access (TDMA) , frequency division multiple access (FDMA) , or code division multiple access (CDMA) , etc.
The one or more network entities 102 may be dispersed throughout a geographic region to form the wireless communications system 100. One or more of the network entities 102 described herein may be or include or may be referred to as a network node, a base station, a network element, a radio access network (RAN) , a base transceiver station, an access point, a NodeB, an eNodeB (eNB) , a next-generation NodeB (gNB) , or other suitable terminology. A network entity 102 and a UE 104 may communicate via a communication link 110, which may be a wireless or wired connection. For example, a network entity 102 and a UE 104 may perform wireless communication (e.g., receive signaling, transmit signaling) over a Uu interface.
A network entity 102 may provide a geographic coverage area 112 for which the network entity 102 may support services (e.g., voice, video, packet data, messaging, broadcast, etc. ) for one or more UEs 104 within the geographic coverage area 112. For example, a network entity 102 and a UE 104 may support wireless communication of  signals related to services (e.g., voice, video, packet data, messaging, broadcast, etc. ) according to one or multiple radio access technologies. In some implementations, a network entity 102 may be moveable, for example, a satellite associated with a non-terrestrial network. In some implementations, different geographic coverage areas 112 associated with the same or different radio access technologies may overlap, but the different geographic coverage areas 112 may be associated with different network entities 102. Information and signals described herein may be represented using any of a variety of different technologies and techniques. For example, data, instructions, commands, information, signals, bits, symbols, and chips that may be referenced throughout the description may be represented by voltages, currents, electromagnetic waves, magnetic fields or particles, optical fields or particles, or any combination thereof.
The one or more UEs 104 may be dispersed throughout a geographic region of the wireless communications system 100. A UE 104 may include or may be referred to as a mobile device, a wireless device, a remote device, a remote unit, a handheld device, or a subscriber device, or some other suitable terminology. In some implementations, the UE 104 may be referred to as a unit, a station, a terminal, or a client, among other examples. Additionally, or alternatively, the UE 104 may be referred to as an Internet-of-Things (IoT) device, an Internet-of-Everything (IoE) device, or machine-type communication (MTC) device, among other examples. In some implementations, a UE 104 may be stationary in the wireless communications system 100. In some other implementations, a UE 104 may be mobile in the wireless communications system 100.
The one or more UEs 104 may be devices in different forms or having different capabilities. Some examples of UEs 104 are illustrated in FIG. 1A. A UE 104 may be capable of communicating with various types of devices, such as the network entities 102, other UEs 104, or network equipment (e.g., the core network 106, the packet data network 108, a relay device, an integrated access and backhaul (IAB) node, or another network equipment) , as shown in FIG. 1A. Additionally, or alternatively, a UE 104 may support communication with other network entities 102 or UEs 104, which may act as relays in the wireless communications system 100.
A UE 104 may also be able to support wireless communication directly with other UEs 104 over a communication link 114. For example, a UE 104 may support wireless communication directly with another UE 104 over a device-to-device (D2D)  communication link. In some implementations, such as vehicle-to-vehicle (V2V) deployments, vehicle-to-everything (V2X) deployments, or cellular-V2X deployments, the communication link 114 may be referred to as a sidelink. For example, a UE 104 may support wireless communication directly with another UE 104 over a PC5 interface.
A network entity 102 may support communications with the core network 106, or with another network entity 102, or both. For example, a network entity 102 may interface with the core network 106 through one or more backhaul links 116 (e.g., via an S1, N2, N2, or another network interface) . The network entities 102 may communicate with each other over the backhaul links 116 (e.g., via an X2, Xn, or another network interface) . In some implementations, the network entities 102 may communicate with each other directly (e.g., between the network entities 102) . In some other implementations, the network entities 102 may communicate with each other or indirectly (e.g., via the core network 106) . In some implementations, one or more network entities 102 may include subcomponents, such as an access network entity, which may be an example of an access node controller (ANC) . An ANC may communicate with the one or more UEs 104 through one or more other access network transmission entities, which may be referred to as a radio heads, smart radio heads, or transmission-reception points (TRPs) .
In some implementations, a network entity 102 may be configured in a disaggregated architecture, which may be configured to utilize a protocol stack physically or logically distributed among two or more network entities 102, such as an integrated access backhaul (IAB) network, an open RAN (O-RAN) (e.g., a network configuration sponsored by the O-RAN Alliance) , or a virtualized RAN (vRAN) (e.g., a cloud RAN (C-RAN) ) . For example, a network entity 102 may include one or more of a central unit (CU) , a distributed unit (DU) , a radio unit (RU) , a RAN Intelligent Controller (RIC) (e.g., a Near-Real Time RIC (Near-RT RIC) , a Non-Real Time RIC (Non-RT RIC) ) , a Service Management and Orchestration (SMO) system, or any combination thereof.
An RU may also be referred to as a radio head, a smart radio head, a remote radio head (RRH) , a remote radio unit (RRU) , or a transmission reception point (TRP) . One or more components of the network entities 102 in a disaggregated RAN architecture may be co-located, or one or more components of the network entities 102 may be located in distributed locations (e.g., separate physical locations) . In some implementations, one  or more network entities 102 of a disaggregated RAN architecture may be implemented as virtual units (e.g., a virtual CU (VCU) , a virtual DU (VDU) , a virtual RU (VRU) ) .
Split of functionality between a CU, a DU, and an RU may be flexible and may support different functionalities depending upon which functions (e.g., network layer functions, protocol layer functions, baseband functions, radio frequency functions, and any combinations thereof) are performed at a CU, a DU, or an RU. For example, a functional split of a protocol stack may be employed between a CU and a DU such that the CU may support one or more layers of the protocol stack and the DU may support one or more different layers of the protocol stack. In some implementations, the CU may host upper protocol layer (e.g., a layer 3 (L3) , a layer 2 (L2) ) functionality and signaling (e.g., RRC, service data adaption protocol (SDAP) , Packet Data Convergence Protocol (PDCP) ) . The CU may be connected to one or more DUs or RUs, and the one or more DUs or RUs may host lower protocol layers, such as a layer 1 (L1) (e.g., physical (PHY) layer) or an L2 (e.g., radio link control (RLC) layer, MAC layer) functionality and signaling, and may each be at least partially controlled by the CU.
Additionally, or alternatively, a functional split of the protocol stack may be employed between a DU and an RU such that the DU may support one or more layers of the protocol stack and the RU may support one or more different layers of the protocol stack. The DU may support one or multiple different cells (e.g., via one or more RUs) . In some implementations, a functional split between a CU and a DU, or between a DU and an RU may be within a protocol layer (e.g., some functions for a protocol layer may be performed by one of a CU, a DU, or an RU, while other functions of the protocol layer are performed by a different one of the CU, the DU, or the RU) .
A CU may be functionally split further into CU control plane (CU-CP) and CU user plane (CU-UP) functions. A CU may be connected to one or more DUs via a midhaul communication link (e.g., F1, F1-c, F1-u) , and a DU may be connected to one or more RUs via a fronthaul communication link (e.g., open fronthaul (FH) interface) . In some implementations, a midhaul communication link or a fronthaul communication link may be implemented in accordance with an interface (e.g., a channel) between layers of a protocol stack supported by respective network entities 102 that are in communication via such communication links.
The core network 106 may support user authentication, access authorization, tracking, connectivity, and other access, routing, or mobility functions. The core network 106 may be an evolved packet core (EPC) , or a 5G core (5GC) , which may include a control plane entity that manages access and mobility (e.g., a mobility management entity (MME) , an access and mobility management functions (AMF) ) and a user plane entity that routes packets or interconnects to external networks (e.g., a serving gateway (S-GW) , a Packet Data Network (PDN) gateway (P-GW) , or a user plane function (UPF) ) . In some implementations, the control plane entity may manage non-access stratum (NAS) functions, such as mobility, authentication, and bearer management (e.g., data bearers, signal bearers, etc. ) for the one or more UEs 104 served by the one or more network entities 102 associated with the core network 106.
The core network 106 may communicate with the packet data network 108 over one or more backhaul links 116 (e.g., via an S1, N2, N2, or another network interface) . The packet data network 108 may include an application server 118. In some implementations, one or more UEs 104 may communicate with the application server 118. A UE 104 may establish a session (e.g., a protocol data unit (PDU) session, or the like) with the core network 106 via a network entity 102. The core network 106 may route traffic (e.g., control information, data, and the like) between the UE 104 and the application server 118 using the established session (e.g., the established PDU session) . The PDU session may be an example of a logical connection between the UE 104 and the core network 106 (e.g., one or more network functions of the core network 106) .
In the wireless communications system 100, the network entities 102 and the UEs 104 may use resources of the wireless communications system 100 (e.g., time resources (e.g., symbols, slots, subframes, frames, or the like) or frequency resources (e.g., subcarriers, carriers) ) to perform various operations (e.g., wireless communications) . In some implementations, the network entities 102 and the UEs 104 may support different resource structures. For example, the network entities 102 and the UEs 104 may support different frame structures. In some implementations, such as in 4G, the network entities 102 and the UEs 104 may support a single frame structure. In some other implementations, such as in 5G and among other suitable radio access technologies, the network entities 102 and the UEs 104 may support various frame structures (i.e., multiple frame structures) . The network entities 102 and the UEs 104 may support various frame structures based on one or more numerologies.
One or more numerologies may be supported in the wireless communications system 100, and a numerology may include a subcarrier spacing and a cyclic prefix. A first numerology (e.g., μ=0) may be associated with a first subcarrier spacing (e.g., 15 kHz) and a normal cyclic prefix. In some implementations, the first numerology (e.g., μ=0) associated with the first subcarrier spacing (e.g., 15 kHz) may utilize one slot per subframe. A second numerology (e.g., μ=1) may be associated with a second subcarrier spacing (e.g., 30 kHz) and a normal cyclic prefix. A third numerology (e.g., μ=2) may be associated with a third subcarrier spacing (e.g., 60 kHz) and a normal cyclic prefix or an extended cyclic prefix. A fourth numerology (e.g., μ=3) may be associated with a fourth subcarrier spacing (e.g., 120 kHz) and a normal cyclic prefix. A fifth numerology (e.g., μ=4) may be associated with a fifth subcarrier spacing (e.g., 240 kHz) and a normal cyclic prefix.
A time interval of a resource (e.g., a communication resource) may be organized according to frames (also referred to as radio frames) . Each frame may have a duration, for example, a 10 millisecond (ms) duration. In some implementations, each frame may include multiple subframes. For example, each frame may include 10 subframes, and each subframe may have a duration, for example, a 1 ms duration. In some implementations, each frame may have the same duration. In some implementations, each subframe of a frame may have the same duration.
Additionally or alternatively, a time interval of a resource (e.g., a communication resource) may be organized according to slots. For example, a subframe may include a number (e.g., quantity) of slots. The number of slots in each subframe may also depend on the one or more numerologies supported in the wireless communications system 100. For instance, the first, second, third, fourth, and fifth numerologies (i.e., μ=0, μ=1, μ=2, μ=3, μ=4) associated with respective subcarrier spacings of 15 kHz, 30 kHz, 60 kHz, 120 kHz, and 240 kHz may utilize a single slot per subframe, two slots per subframe, four slots per subframe, eight slots per subframe, and 16 slots per subframe, respectively. Each slot may include a number (e.g., quantity) of symbols (e.g., OFDM symbols) . In some implementations, the number (e.g., quantity) of slots for a subframe may depend on a numerology. For a normal cyclic prefix, a slot may include 14 symbols. For an extended cyclic prefix (e.g., applicable for 60 kHz subcarrier spacing) , a slot may include 12 symbols. The relationship between the number of symbols per slot, the number of slots per subframe, and the number of slots per frame for a normal cyclic prefix and an  extended cyclic prefix may depend on a numerology. It should be understood that reference to a first numerology (e.g., μ=0) associated with a first subcarrier spacing (e.g., 15 kHz) may be used interchangeably between subframes and slots.
In the wireless communications system 100, an electromagnetic (EM) spectrum may be split, based on frequency or wavelength, into various classes, frequency bands, frequency channels, etc. By way of example, the wireless communications system 100 may support one or multiple operating frequency bands, such as frequency range designations FR1 (410 MHz –7.125 GHz) , FR2 (24.25 GHz –52.6 GHz) , FR3 (7.125 GHz –24.25 GHz) , FR4 (52.6 GHz –114.25 GHz) , FR4a or FR4-1 (52.6 GHz –71 GHz) , and FR5 (114.25 GHz –300 GHz) . In some implementations, the network entities 102 and the UEs 104 may perform wireless communications over one or more of the operating frequency bands. In some implementations, FR1 may be used by the network entities 102 and the UEs 104, among other equipment or devices for cellular communications traffic (e.g., control information, data) . In some implementations, FR2 may be used by the network entities 102 and the UEs 104, among other equipment or devices for short-range, high data rate capabilities.
FR1 may be associated with one or multiple numerologies (e.g., at least three numerologies) . For example, FR1 may be associated with a first numerology (e.g., μ=0) , which includes 15 kHz subcarrier spacing; a second numerology (e.g., μ=1) , which includes 30 kHz subcarrier spacing; and a third numerology (e.g., μ=2) , which includes 60 kHz subcarrier spacing. FR2 may be associated with one or multiple numerologies (e.g., at least 2 numerologies) . For example, FR2 may be associated with a third numerology (e.g., μ=2) , which includes 60 kHz subcarrier spacing; and a fourth numerology (e.g., μ=3) , which includes 120 kHz subcarrier spacing.
FIG. 1B illustrates an example scenario of a IoT system that supports transmission optimization in accordance with aspects of the present disclosure.
As shown in FIG. 1B, for the use case on Ambient IoT on automated warehousing, the automated warehouse inventory scenario includes multiple stages, which are divided into verification and unloading, gate-in inventory, inventory, gate-out inventory and check &loading. Along with the transfer, storage and inventory of goods, a large amount of warehousing information will be generated. This information generally has the characteristics of frequent data read operations and large data volumes. Ambient  IoT devices are attached to items of different values and usage, such as pallet containers and individual product, and relevant communication equipment is deployed. Through the information interaction between communication equipment and tags, accurate and rapid inventory and efficient management of storage information can be realized in each stage.
In this case, while the ambient IoT devices attached to the products pass through the “gate” , or is in the inventory, the ambient IoT devices are required to transmit massive data transmission to the “gate” or the network access point in the inventory in a short period. In turn, current random access and collision avoidance mechanism cannot ensure the initial access requirement in above use case, i.e., accurate and rapid inventory with large amount of warehousing information.
FIG. 1C illustrates an example procedure of a random access channel (RACH) for initial access. In FIG. 1C, an overall procedure for RACH Process for Initial Attach is shown. Generally, the RACH procedure is from Step (B) through (H) . That is, if the RACH procedure is failed, the terminal device of IoT device should repeatedly perform the RACH procedure until the procedure is success, so that performing the required transmission.
FIG. 2 illustrates an example signaling diagram illustrating an example process 200 that supports transmission optimization in IoT system in accordance with aspects of the present disclosure. The process 200 may involve a first device 102 and one or more second devices 104. In some examples, an example of the first device 102 may be the network entity 102 in FIG. 1A, a relay device (for example, a relay terminal device) or the network access point 102 in FIG. 1B which provides a network access. In some examples, an example of the second device 104 may be the UE 104 in FIG. 1A, a terminal device or the ambient IoT device 104 in FIG. 1B. It would be appreciated that although the process 200 is applied in the communication system 100 of FIG. 1A, this process may be likewise applied to other communication scenarios with similar issues. In some examples, the first device 102 may comprise a processor and a transceiver coupled to the processor. Similarly, the second device 104 may also comprise a processor and a transceiver coupled to the processor. For the purpose of discussions, the signaling process 200 will be described with reference to Fig. 1a to Fig. 1b. It would be appreciated that although the signaling process 200 has been described in the communication environment  of Figs. 1a and 1b, this signaling process 200 may be likewise applied to other communication scenarios.
In the process 200, in some examples, the first device 102 receives (209) one or more first transmissions on a first set of configured resources from one or more second devices 104. Only for illustration purposes, as shown in the examples of Fig. 1b, when the one or more second devices 104 pass through the “gate (102) ” which acts as a network access point, the one or more second devices (for example, the second device 104) may transmit (207) first transmissions (208-1 and 208-2) to the first device 102, in order that, for example, these second devices can be recorded. Meanwhile, as mentioned above, the one or more second devices may be required to perform respective random access procedures for transmitting first transmissions, and in this case, the first transmissions may be uplink transmissions. Alternatively, since the terminal device or UE may act as a relay/repeater device providing the network access, the first transmissions may be also the sidelink transmissions. In turn, massive radio resources may be required for the respective random access procedures and the first transmissions (208-1 and 208-2) within a short period. Alternatively, even if the one or more second devices transmit the first transmissions directly, massive radio resources are also needed.
In some embodiments, the first set of configured resources for the first transmissions is configured by the first device 102. For example, the first device 102 may transmit (204) a configuration 205 (which is also referred to as “third configuration” for discussion purposes) indicating the first set of configured resources. The second device 104 may receive (206) the third configuration accordingly. In addition, before configuring the first set of configured resources, the first device 102 may transmit (201) at least one of: a synchronization signal, a preamble sequence, an energy signaling or a trigger signaling. In this way, the first device 102 may wake up, supply energy to, or synchronize with the second devices 104 in advance. Without any limitation, the synchronization signal, the preamble sequence, or a trigger signaling may be also used to supply energy to the second devices. In this case, some ambient IoT devices (for example, “a tag” ) may be powered to transmit the first transmissions.
Still referring to Fig. 2, the first device 102 determines (210) whether a usage of the first set of configured satisfies a threshold, since a “burst” of requirement for the massive radio resources may occur, as mentioned above. That is, the first device 102 may  evaluate the usage level of the first set of configured resources. In some embodiments, the one or more second devices randomly select resources from the first set of configured resources for transmitting the first transmissions. Therefore, if more resources of the first set of resources are occupied, used or busy, the probability of collisions between first transmissions from different second devices may be higher, which may cause the transmission or access procedure failure. In addition, for the successfully received first transmissions, the first device 102 may transmit (211) respective response messages (212) to respective second devices. In some embodiments, the respective response messages may be transmitted on the response resources associated with the configured resources for the first transmissions, such that the second device 102 can blindly detect the response messages without consuming additional energy. For discussion clarity, the response messages and the associated response resources are further discussed with reference to Figs. 3a to 3d, but not further discussed here.
To determine whether the usage of the first set of configured resources satisfies the threshold, the first device 102 may detect a first usage of a first number of resources of the first set of configured resources. The first usage may indicative of the first number of resources being used. Based on the first set of configured resources and the first number of resources, the first device 102 may calculate a usage ratio. Then, the first device 102 may perform a first comparison between the usage ratio and a first threshold to determine whether the usage satisfies the threshold. For example, if the usage ratio is above or equal to the first threshold, the first device 102 may determine that the usage satisfies the threshold.
In addition or alternatively, the first device 102 may detect a second usage of a first number of resources of the first set of configured resources. The second usage may indicative of the second number of resources being unused. In this case, the first device 102 may determine a non-usage ratio based on the first set of configured resources and the second number of resources. Then, the first device 102 may perform a second comparison between the non-usage ratio and a second threshold to determine whether the usage satisfies the threshold. For example, if the non-usage ratio is below or equal to the second threshold, the first device 102 may determine that the usage satisfies the threshold.
In addition, the above first threshold and/or second threshold can be configurable. In a specific example, the first device 102 may determine a busy or occupy  radio of received uplink transmission (s) on the first set of configured resource (s) to total number of the first set of configured resource (s) , including time/frequency/code domain resources. Then, if the busy or occupy radio is higher than (or higher than and equal to) a default/ (pre) configured threshold (i.e., the first threshold) , e.g., 80%, or the empty resource ratio lower than (or lower than and equal to) a default/ (pre) configured threshold (i.e., the second threshold) , e.g., 20%, the first device 102 may determine that the usage of the first set of configured resources satisfies the threshold. It is to be understood that the first threshold “80%” and the second threshold “20%” are only examples for illustrations, there may be any other threshold values.
Moreover, regarding how to determine whether a certain resource of the first set of configured resources is used, occupied or busy, the first device 102 may detect whether there is a received first transmission on this resource. For example, the first device 102 may recognize the transmission on the first set of configured resource (s) . Alternatively, the first device 102 may determine whether a resource of the first set of configured resources is used, by detecting the power level or energy level on the resource. In this way, busy or occupy radio of the first set of configured resource (s) is determined based on the resources on which detected energy is higher (or higher and equal to) than a threshold to total number of the configured resource (s) . That is, the first device 102 may detect the uplink transmission unsuccessfully on a (pre) configured resource, but the energy is successfully detected on the same (pre) configured resource. This may because there is a transmission collision among two or more device (s) on the (pre) configured time/frequency/code domain resource.
Still referring to Fig. 2, in the case that the usage of the first set of configured resources satisfies the threshold, the first device 102 transmits (220) to the second device 104: i) a first configuration 225 indicating a second set of configured resources different than the first set of configured resources, or ii) a second configuration 225 indicating a set of (additional) resources. Then, if the first device 102 transmits the first configuration 225, the second device 104 may randomly select resources on the second set of resources, and (re) transmit (230) the first transmission 231 on the resources selected on the second set of resources. Alternatively, if the first device 102 transmits the second configuration 225, the second device 104 may randomly select resources on a combination resource set comprising the first set of configured resources and the set of resources, and (re) transmit (230) the first transmission 231 on the resources selected on the combination resource set.  In some embodiments, this second device 104 retransmitting the first transmissions may be the second device which receives no response message for the initial first transmission. Then, the first device 102 may receive (232) the first transmission 231 accordingly.
In this way, without repeatedly performing RACH procedure, the first transmissions from the second devices may be received with a higher success probability. As such, the energy of the second devices can be saved.
As mentioned above, the first device 102 may further transmit (211, 242) response message (212, 244) for the received first transmissions on the response resources associated with the resources for the first transmissions. In this way, the second device 104 may perform a blind detection of the response message without consuming more energy.
In some embodiments, the first device 102 may transmit a mapping configuration to the one or more second devices. For example, the mapping configuration may be transmitted in the third configuration 205. In this case, the mapping configuration may indicate a plurality of association relationships between a plurality of response resources and a plurality of resources of the first set of configured resources. Then, the first device 102 may transmit (211) a response message for at least one first transmission on a response resource associated with a resource for the at least one first transmission.
In some embodiments, the response resource is within a respective time window that is associated with the first set of configured resources. Only for illustration purposes, the respective time window associated with the first set of configured resources is further discussed with reference to FIG. 3a.
FIG. 3a illustrates an example of a mapping configuration between resources and response resources in accordance with aspects of the present disclosure.
As shown in FIG. 3a, in order to reduce the blind detection timing for RAR at the second device side, it is benefit to power consumption of second devices, proposing a mapping relationship (in time/frequency domain) between response resource (s) and the configured resources including time/frequency/code domain resource (s) . Only for illustration purposes and without any limitation, the above first set of configured resources may be represented by multiple time-frequency resource blocks.
At 301, the first device 102 may transmit the third configuration indicating the first set of configured resources and the mapping configuration. At 303, the second device 104 may randomly select resources from the first set of configured resources and transmit the first transmission on the selected resources. In turn, the first device 102 may transmit a response message for the received first transmission in the time window 405 that is associated with first set of configured resources. In this way, with the mapping configuration, the second device 120 may perform the blind detection only in the time window 305.
Referring back to FIG. 2, alternatively to the time window, the response message may be determined finer in the time domain. For example, the resources in the first set of configured resources and the response resources may be associated with each other in another finer manner, for example, one by one. In some embodiments, resources in the plurality of resources are multiplexed in a time domain, a frequency domain and a code domain. Then, a first resource of the plurality of resources is associated with a first response resource, and a second resource of the plurality of resources is associated with a second response resource. In this case, the first response resource may be different from the second response resource in the time domain. Only for illustration purposes, the finer association relationship is further discussed with reference to FIG. 3b.
FIG. 3b illustrates another example of a mapping configuration between resources and response resources in accordance with aspects of the present disclosure.
As shown in the example of FIG. 3b, the resources in the time-frequency block 311 may be code division multiplexed. In the example, the time-frequency block 311 may be code division multiplexed by three code resources. In addition, the association/mapping relationships may be in any order of the code domain, frequency domain, and time domain. In some embodiments, the mapping rule can be code domain resource firstly, frequency domain resource secondly and then the time domain resource for the first set of configured resources. It is to be understood that there may any other mapping order among code domain, frequency domain and time domain resource. In the example of FIG. 3b, a first code resource in the time-frequency block 311 is associated (313) with a first time instance 315 (i.e., the first response resource) . A second code resource in the time-frequency block 311 is associated (317) with a second time instance 319 (i.e., the second response resource) . The first time instance 315 is different from the  second time instance 317 in the time domain. Furthermore, the frequency resource mapping can be from lower index to higher index (as shown in FIG. 3b) . In this embodiment, the first set of configured resources in the code, frequency and domains are associated with/mapped to the response resources in time domain.
Alternatively, the first response resource may be different from the second response resource by both the frequency domain and the time domain. Only for illustration purposes, this embodiment is further discussed with reference to FIG. 3c.
FIG. 3c illustrates a further example of a mapping configuration between resources and response resources in accordance with aspects of the present disclosure.
As shown in the example of FIG. 3c, as similar to embodiments of FIG. 3b, the time-frequency resource blocks are also code division multiplexed. Moreover, the response resources may be also frequency division multiplexed. The code multiplexed resources in the time-frequency resource block 311 may be associated (319, 321 and 323) with different frequency resource ranges in the same time instance 318, respectively.
Similarly, the mapping rule may be also code domain resource firstly, frequency domain resource secondly and then the time domain resource for the first transmission. Furthermore, the resources in the first set of resources may be mapped to the response resources frequency domain resource firstly and time domain resource secondly. It is to be understood that there may any other mapping order among code domain, frequency domain and time domain resource. The frequency resource mapping can be also from lower index to higher index (as shown in FIG. 3b) . In this embodiment, the first set of configured resources in the code, frequency and domains are associated with/mapped to the response resources in time domain. In this embodiment, the first set of configured resources in the code, frequency and domains are associated with/mapped to the response resources in the time domain and the frequency domain.
Alternatively, the resources in the first set of configured resources may be only time division multiplexed and frequency division multiplexed. In addition, the response resources may be also division multiplexed and frequency division multiplexed. In an example, resources in the plurality of resources are multiplexed in a time domain and a frequency domain. A third resource of the first set of resources is associated with a third response resource, and a fourth resource of the first set of resources is associated with a fourth response resource. Then, the third response resource may be different from the  fourth response resource by the time domain and the frequency domain. Only for discussion purposes, this embodiment is further discussed with reference to FIG. 3d.
FIG. 3d illustrates a yet example of a mapping configuration between resources and response resources in accordance with aspects of the present disclosure.
As shown in the example of FIG. 3d, the time-frequency resource blocks 331, 333 and 335 may be associated with/mapped to the different frequency resource ranges in the same time instance. Similarly, the resources in the first set of resources may be mapped to the response resources frequency domain resource firstly and time domain resource secondly. It is to be understood that there may any other mapping order among code domain, frequency domain and time domain resource. The frequency resource mapping can be also from lower index to higher index (as shown in FIG. 3b) . In this embodiment, the first set of configured resources in the time and frequency are associated with/mapped to response resources in the time and frequency domains.
Alternatively, there may be other resource multiplex situations. In some embodiments, resources in the first set of resources are multiplexed in a time domain and a code domain. A fifth resource of the first set of resources is associated with a fifth response resource, and a sixth resource of the first set of resources is associated with a sixth response resource. Then, the fifth response resource may be different from the sixth response resource by the time domain.
In addition, the response resources to which the resources for transmitting the first transmissions are mapped may be determined in the following manners. In some embodiments, a resource of the first set of configured resources is identified by a code multiplexed index, a frequency multiplexed index and a time multiplexed index. The above mapping configuration may comprise a reference time interval offset value and a plurality of index offset values, for determining, in the plurality of response resources, an index of a response resource associated with the resource. Specifically, the reference time interval offset value indicates an offset between a first reference time position of the first set of configured resources and a second reference time position of the plurality of response resources. Moreover, the index offset value of the plurality of index offset values is associated with the number of code multiplexed indexes, the number of the frequency multiplexed indexes and the number of the time multiplexed indexes.
In a specific example, the third configuration may include a resource indication of the time/frequency resource of the first set of configured resources, for example, a time domain indication of one or more time intervals and a frequency domain indication of one or more frequency unit (s) . In addition, the third configuration may further include a code domain indication (for example, the embodiments related to FIGs. 3b and 3c) to indicate the number of code division multiplexed (CDMed) resources on a certain time/frequency domain resource unit. Furthermore, the third configuration information may include an offset indication for the device (s) calculating the response resource time/frequency location based on these indications. For example, the offset includes an offset value (e.g., the reference time interval offset value) and a k value (e.g., the index offset value) . The offset value may be preconfigured and the k value may be calculated based on the frequency division multiplexed (FDMed) number, a frequency domain index, the time division multiplexed (TDMed) _number, a time domain index, the CDMed_number, the code domain index, and the response resource number.
Regarding the embodiments related to FIG. 3b, in the case that the (CDMed index 0, 1, 2; TDMed_index 0, 1, 2, 3, FDMed_index 0, 1, 2, 3) , then, the k value may be calculated= CDMed_index + (CDMed_number) *FDMed_index+CDMed_number*FDMed_number*TDMed_index.
Regarding the embodiments related to FIG. 3b, in the case that the (CDMed index 0, 1, 2; TDMed_index 0, 1, 2, 3, FDMed_index 0, 1, 2, 3, FDMed_RAR_number =4) , then the k value may be calculated= floor { [ (CDMed_number) *FDMed_index+CDMed_number*FDMed_number*TDMed_index] /FDMed_RAR_number} +CDMed_index.
Regarding the embodiments related to FIG. 3c, in the case that (CDMed index= 0; TDMed_index 0, 1, 2, 3, FDMed_index 0, 1, 2, 3, FDMed_RAR_number = 4) , then, the k value may be calculated= floor [ (FDMed_number*TDMed_index) /FDMed_RAR_number] + FDMed_index.
Referring back to FIG. 2, as mentioned above, if the usage of the first set of configured resources satisfies the threshold, the first device 110 should transmit the first configuration or the second configuration to the one or more second devices. In this case, the first configuration or the second configuration may further comprise a corresponding mapping configuration. If the first device 102 transmits the first configuration, this  mapping configuration may indicate the association relationships between the plurality of resources in the second set of resources and the response resources. Alternatively, the first device 102 transmits the second configuration, this mapping configuration may indicate the association relationships between the plurality of resources in the combination resource set and the response resources. Without any limitation, the association relationships indicated by the mapping configuration in the first or second configuration may be as similar to the association relationships discussed with reference to FIGs. 3a-3d.
For discussion clarity, the above embodiments are further discussed with the following example signal process in FIGs. 4a to 4c.
FIG. 4a illustrates an example procedure of transmission optimization procedure for the IoT system in accordance with aspects of the present disclosure.
As shown in FIG. 4a, at 401, the first device 102 transmits to the one or more second devices: for example, a synchronization (PSS, SSS) signaling or preamble sequence (synchronization and energy) or energy signaling (energy supply) or a trigger signaling (wake up signaling) .
At 403, the first device 102 transmits a (pre) configuration information (i.e., the third configuration) with a time/frequency resource indication and/or a code domain indication (which may indicate the radio resources 404) for uplink transmission. At 405, the second device 104 receives (pre) configuration information. The second device may perform random selection for a UL transmission resource within (pre) configured time/frequency resource. Then, the second device performs a preamble or sequence or a UL transmission on selected resource. In turn, the second device 104 may receive the uplink transmission (s) from the second devices on (pre) configured time/frequency/code domain resource (s) , the uplink transmission can be a preamble, a UE ID information (UE ID sequence) or a preamble and a UE ID information.
At 407, the first device 102 receiving the UL transmission (s) determines the collision probability based on:
busy or occupy radio of received uplink transmission (s) on (pre) configured resource (s) to total number of (pre) configured resource (s) , including  time/frequency/code domain resources; and the second device 102 can recognize the transmission on (pre) configured resource (s) .
busy or occupy radio of the number of (pre) configured resource (s) with the detected energy on higher (or higher and equal to) than a threshold to total number of (pre) configured resource (s) . The second device may detect the uplink transmission unsuccessfully on a (pre) configured resource, but the energy is successfully detected on the same (pre) configured resource. That may because there is a transmission collision among two or more device (s) on the (pre) configured time/frequency/code domain resource.
If the busy or occupy radio higher than (or higher than and equal to) a default/ (pre) configured threshold, e.g., 80%, or the empty resource ratio lower than (or lower than and equal to) a default/ (pre) configured threshold, e.g., 20%, the first device 102 may (re) configure a time/frequency/code domain resource for UL transmission (i.e., for random access signaling) . For example, the second device 102 may transmit the first configuration. Here, the first device 102 assumes that there is potential collision among two or more second devices if the empty resource ratio is low. The empty resource means there is no detected transmission or energy on the resource.
With the second configuration, the second device 104 may further perform random selection for a UL transmission resource within (re) configured time/frequency resource 410. The second device 104 performs a preamble or sequence or a UL transmission on selected resource.
In turn, the first device 102 receives the uplink transmission (s) from the one or more second devices on (re) configured time/frequency/code domain resource (s) . The uplink transmission may be a preamble, a UE ID information (UE ID sequence) or a preamble and a UE ID information.
FIG. 4a shows an example signaling procedure in the case that the usage of the first set of configured resources satisfies the threshold.
FIG. 4b illustrate another example procedure of transmission optimization procedure for the IoT system in accordance with aspects of the present disclosure. In the embodiments of FIG. 4b, the usage of the first set of resources does not satisfy the threshold. For example, the busy or occupy radio is lower than (or lower than and equal  to) a default/ (pre) configured threshold, e.g., 80%, or the empty resource ratio is higher than (or higher than and equal to) a default/ (pre) configured threshold, e.g., 20%.
In this case, as shown in block 415, the second device 102 may transmit random access response (RAR) to the one or more second devices, and the RAR may include the UE ID (ID of a second device 104) or is scrambled by the UE ID related RNTI. In some embodiments, the response resources for the RARs may be associated with/mapped to the first set of configured resources as mentioned above. Then, the second device 104 receives corresponding RAR on associated resource.
As mentioned above, the first device 102 may alternatively transmit the second configuration indicating a set of (additional) resources.
FIG. 4c illustrates a further example procedure of transmission optimization procedure for the IoT system in accordance with aspects of the present disclosure.
At 421, the second device 102 transmits a (pre) configuration information (i.e., the third configuration) with a time/frequency resource indication and/or a code domain indication for uplink transmission. The one or more second devices receive the (pre) configuration information accordingly.
At 423, the one or more second devices perform random selection for a UL transmission resource within (pre) configured time/frequency resource. Then, the one or more second devices perform a preamble or sequence or a UL transmission on selected resource. Then, the second device 102 receives the uplink transmission (s) from the one or more second devices on (pre) configured time/frequency/code domain resource (s) . The uplink transmission may be a preamble, a UE ID information (UE ID sequence) or a preamble and a UE ID information.
Then, the first device 102 receiving the UL transmission (s) determines the collision probability based on:
busy or occupy radio of received uplink transmission (s) on (pre) configured resource (s) to total number of (pre) configured resource (s) , including time/frequency/code domain resources; and the second device 102 can recognize the transmission on (pre) configured resource (s) .
busy or occupy radio of the number of (pre) configured resource (s) with the detected energy on higher (or higher and equal to) than a threshold to total number of (pre) configured resource (s) . The second device may detect the uplink transmission unsuccessfully on a (pre) configured resource, but the energy is successfully detected on the same (pre) configured resource. That may because there is a transmission collision among two or more device (s) on the (pre) configured time/frequency/code domain resource.
At 427, if the busy or occupy radio higher than (or higher than and equal to) a default/ (pre) configured threshold, e.g., 80%, or the empty resource ratio lower than (or lower than and equal to) a default/ (pre) configured threshold, e.g., 20%, the first device 102 configures an additional time/frequency/code domain resource (i.e., the second configuration) for UL transmission (i.e., for random access signaling) . The first device 102 transmits the additional configuration information. The first device 102 may further transmit RAR in response to the UL transmission on (pre) configured resource and RAR including the UE ID or scrambled by the UE ID related RNTI. In some embodiments, the response resources for the RARs may be associated with/mapped to the first set of configured resources as mentioned above. Then, the second device 104 receives corresponding RAR on associated resource.
At 429, in some embodiments, the one or more second devices detect the RAR in response to the UL transmission on (pre) configured resource and the one or more second devices receive the configured additional time/frequency/code domain resource for UL transmission.
In this case, if a second device do not detect the RAR in response to its UL transmission, the second device may perform random selection for a UL transmission resource within configured additional time/frequency/code domain resource 421. the second device may further perform a preamble or sequence or a UL transmission on selected resource.
In this disclosure and without any limitation, the (pre) configuration information may be a physical layer control information, e.g., UL scheduling or a higher layer signaling, e.g., MAC CE or RRC. Not only for random access but also for, e.g., data transmission. The resource allocation of UL transmission is based on the (pre) configuration information can be a random access transmission or scheduling based  UL transmission, e.g., a data transmission. The (re) configuration information can be also a physical layer control information, e.g., UL scheduling or a higher layer signaling, e.g., MAC CE or RRC. The RAR can be a DL transmission for a DL physical layer control information or DL data transmission.
In view of the above, the first transmissions from the one or more second devices may be transmitted and received in a higher efficiency manner. As such, the energy of the second devices.
Without any limitation, in this disclosure, some other alternative solutions are proposed for optimizing the transmissions in the IoT system.
FIG. 5 illustrates another example signaling diagram 500 illustrating another example process that supports transmission optimization in accordance with aspects of the present disclosure. The process 500 may involve a first device 102 and one or more second devices 104. In some examples, an example of the first device 102 may be the network entity 102 in FIG. 1A, a relay device (for example, a relay terminal device) or the network access point 102 in FIG. 1B which provides a network access. In some examples, an example of the second device 104 may be the UE 104 in FIG. 1A, a terminal device or the ambient IoT device 104 in FIG. 1B. It would be appreciated that although the process 500 is applied in the communication system 100 of FIG. 1A, this process may be likewise applied to other communication scenarios with similar issues. In some examples, the first device 102 may comprise a processor and a transceiver coupled to the processor. Similarly, the second device 104 may also comprise a processor and a transceiver coupled to the processor. For the purpose of discussions, the signaling process 500 will be described with reference to Fig. 1a to Fig. 1b. It would be appreciated that although the signaling process 500 has been described in the communication environment of Figs. 1a and 1b, this signaling process 500 may be likewise applied to other communication scenarios.
In the process 500, in some examples, the first device 102 transmits (510) configuration information 515 to one or more second devices 104. The configuration information indicates a first set of resources, a first set of response resources associated with the first set of resources, at least one candidate set of resources and at least one candidate set of response resources associated with the at least one candidate set of  resources. The second device 104 receives (520) the configuration information 520 accordingly.
Then, the one or more second devices 104 transmits (530) first transmissions 535-1 and 535-2 on the first set of resources. For received first transmissions, the first device 102 transmits (550) respective first response messages to the respective second devices on the first set of response resources. In some embodiments, the association between the first set of resources and the first set of response resources may be similar to the associations discussed with reference to FIGs. 3a to 3d.
In turn, the second devices of the one or more second devices detect (560) whether a respective response message is received on the first set of response resources. If detecting that the first response message is not received, the corresponding second device 104 may (re) transmit (570) the first transmission 575 to the first device 102 on the at least one candidate set of response resources. The first device 102 receives (580) the first transmissions 575 on the at least one candidate set of response resources. Then, the first device 102 may transmit (585) respective response messages 590 to the respective second devices on the at least one candidate set of response resources. In some embodiments, the association between the at least one candidate set of resources and the at least one candidate set of response resources may be similar to the associations discussed with reference to FIGs. 3a to 3d. The second device 104 may receive (595) the response message accordingly. For discussion clarity, an exemplary signaling procedure of this embodiment is further discussed with reference to FIG. 6.
FIG. 6 illustrates an example procedure of transmission optimization procedure for the IoT system in accordance with aspects of the present disclosure.
As shown in FIG. 6, at 601, the first device 102 (e.g. the BS) configures multiple set of time/frequency resource for UL transmission (i.e., random access) , e.g., resource set 1 and resource set 2. Set 1 is default resource set. At 603, all the second devices (for example, the tag) perform random access on set 1 resource. if a second device 104 can’t receive the RAR after a certain time 605 (e.g., the (pre) configuration associated RAR window) . At 607, the second device 104 is allowed to use the resource in resource set 2 and expects to receive RAR within resource set 2 associated RAR window.
That is, the (pre) configuration information may further include a time duration information of the RAR detection window. During this window, the device expects to  receive the RAR information, i.e., the response information of the UL transmission. The (pre) configuration information of the time duration can be a starting time interval of the window and a window length information, or an ending time interval information, or a time gap information between the UL transmission and RAR detection ending time.
FIG. 7 illustrates a further example signaling diagram illustrating a further example process 700 that supports transmission optimization in accordance with aspects of the present disclosure. The process 700 may involve a first device 102 and one or more second devices 104. In some examples, an example of the first device 102 may be the network entity 102 in FIG. 1A, a relay device (for example, a relay terminal device) or the network access point 102 in FIG. 1B which provides a network access. In some examples, an example of the second device 104 may be the UE 104 in FIG. 1A, a terminal device or the ambient IoT device 104 in FIG. 1B. It would be appreciated that although the process 700 is applied in the communication system 100 of FIG. 1A, this process may be likewise applied to other communication scenarios with similar issues. In some examples, the first device 102 may comprise a processor and a transceiver coupled to the processor. Similarly, the second device 104 may also comprise a processor and a transceiver coupled to the processor. For the purpose of discussions, the signaling process 700 will be described with reference to Fig. 1a to Fig. 1b. It would be appreciated that although the signaling process 700 has been described in the communication environment of Figs. 1a and 1b, this signaling process 700 may be likewise applied to other communication scenarios.
In the process 700, in some examples, the first device 102 transmits (510) configuration information 515 to one or more second devices 104. The configuration information 515 indicates a plurality of sets of resources for the one or more second devices to select for transmitting first transmissions. After receiving (720) the configuration information 715, a second device 102 of the one or more second devices select (730) one or more sets of the resources from the plurality of sets of resources. Then, the second device 104 transmits (740) one or more first transmissions 745 on the selected one or more sets of resources. The first device 102 receives (750) one or more first transmissions 754 on the selected one or more sets of resources accordingly. Furthermore, the configuration information 715 may indicate a set of response resources associated with the plurality sets of resources. In this case, the first device 102 may transmit, to the second device 102, a response message for the received one or more first transmissions  715 on the set of response resources. Without any limitation, the association relationships between the resources and the response resources may be as similar to the association relationships discussed with reference to FIGs. 3a-3d. For discussion clarity, an exemplary signaling procedure of this embodiment is further discussed with reference to FIG. 8.
FIG. 8 illustrates an example procedure of transmission optimization procedure for the IoT system in accordance with aspects of the present disclosure.
At 801, the first device 102 (e.g. the BS) (pre) configures one or more set of time/frequency/code domain resource for UL transmission, the UL transmission may be the preamble and/or UE ID information for random access. In addition, the first device 102 may (pre) configure a RAR window for RAR detection at the second devices.
Then, the second devices receive the (pre) configured one or more set of time/frequency/code domain resource for UL transmission, the UL transmission may be the preamble and/or UE ID information for random access. The second device 102 may randomly select at most one resource (for example, one time-frequency resource block) in one of selected multiple (pre) configured time/frequency/code domain resource. For example, the resource in black block in FIG 8. In addition, the second device may further receive the (pre) configured RAR window for RAR detection at the second device side.
The first device 102 receives UL transmission (s) 803-1 and 803-1 on (selected) one or more sets of time/frequency/code domain resources. Then, the first device 102 may transmit RAR in response to the received UL transmission and RAR including the UE ID or scrambled by the UE ID related RNTI. The second devices may may detect RAR in response to its UL transmission within (pre) configured RAR window. The RAR may include the UE ID or is scrambled by the UE ID related RNTI.
FIG. 9 illustrates an example of a device 900 that supports transmission optimization in internet of things (IoT) system in accordance with aspects of the present disclosure. The device 900 may be an example of a network entity 102 as described herein. The device 900 may support wireless communication with one or more network entities 102, UEs 104, or any combination thereof. The device 900 may include components for bi-directional communications including components for transmitting and receiving communications, such as a processor 902, a memory 904, a transceiver 906, and, optionally, an I/O controller 908. These components may be in electronic  communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
The processor 902, the memory 904, the transceiver 906, or various combinations thereof or various components thereof may be examples of means for performing various aspects of the present disclosure as described herein. For example, the processor 902, the memory 904, the transceiver 906, or various combinations or components thereof may support a method for performing one or more of the operations described herein.
In some implementations, the processor 902, the memory 904, the transceiver 906, or various combinations or components thereof may be implemented in hardware (e.g., in communications management circuitry) . The hardware may include a processor, a digital signal processor (DSP) , an application-specific integrated circuit (ASIC) , a field-programmable gate array (FPGA) or other programmable logic device, a discrete gate or transistor logic, discrete hardware components, or any combination thereof configured as or otherwise supporting a means for performing the functions described in the present disclosure. In some implementations, the processor 902 and the memory 904 coupled with the processor 902 may be configured to perform one or more of the functions described herein (e.g., executing, by the processor 902, instructions stored in the memory 904) .
For example, the processor 902 may support wireless communication at the device 900 in accordance with examples as disclosed herein. The processor 902 may be configured to operable to support a means for receiving, from one or more second devices, one or more first transmissions on a first set of configured resources; a means for determining whether a usage of the first set of configured resources satisfies a threshold; a means for based on determining that the usage of the first set of configured resources satisfies the threshold, transmitting to at least one second device: i) a first configuration indicating a second set of configured resources different than the first set of configured resources or ii) a second configuration indicating a set of resources.
The processor 902 may include an intelligent hardware device (e.g., a general-purpose processor, a DSP, a CPU, a microcontroller, an ASIC, an FPGA, a programmable logic device, a discrete gate or transistor logic component, a discrete hardware component, or any combination thereof) . In some implementations, the processor 902 may be configured to operate a memory array using a memory controller. In some other  implementations, a memory controller may be integrated into the processor 902. The processor 902 may be configured to execute computer-readable instructions stored in a memory (e.g., the memory 904) to cause the device 900 to perform various functions of the present disclosure.
The memory 904 may include random access memory (RAM) and read-only memory (ROM) . The memory 904 may store computer-readable, computer-executable code including instructions that, when executed by the processor 902 cause the device 900 to perform various functions described herein. The code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory. In some implementations, the code may not be directly executable by the processor 902 but may cause a computer (e.g., when compiled and executed) to perform functions described herein. In some implementations, the memory 904 may include, among other things, a basic I/O system (BIOS) which may control basic hardware or software operation such as the interaction with peripheral components or devices.
The I/O controller 908 may manage input and output signals for the device 900. The I/O controller 908 may also manage peripherals not integrated into the device M02. In some implementations, the I/O controller 908 may represent a physical connection or port to an external peripheral. In some implementations, the I/O controller 908 may utilize an operating system such as or another known operating system. In some implementations, the I/O controller 908 may be implemented as part of a processor, such as the processor 606. In some implementations, a user may interact with the device 900 via the I/O controller 908 or via hardware components controlled by the I/O controller 908.
In some implementations, the device 900 may include a single antenna 910. However, in some other implementations, the device 900 may have more than one antenna 910 (i.e., multiple antennas) , including multiple antenna panels or antenna arrays, which may be capable of concurrently transmitting or receiving multiple wireless transmissions. The transceiver 906 may communicate bi-directionally, via the one or more antennas 910, wired, or wireless links as described herein. For example, the transceiver 906 may represent a wireless transceiver and may communicate bi-directionally with another wireless transceiver. The transceiver 906 may also include a  modem to modulate the packets, to provide the modulated packets to one or more antennas 910 for transmission, and to demodulate packets received from the one or more antennas 910. The transceiver 906 may include one or more transmit chains, one or more receive chains, or a combination thereof.
A transmit chain may be configured to generate and transmit signals (e.g., control information, data, packets) . The transmit chain may include at least one modulator for modulating data onto a carrier signal, preparing the signal for transmission over a wireless medium. The at least one modulator may be configured to support one or more techniques such as amplitude modulation (AM) , frequency modulation (FM) , or digital modulation schemes like phase-shift keying (PSK) or quadrature amplitude modulation (QAM) . The transmit chain may also include at least one power amplifier configured to amplify the modulated signal to an appropriate power level suitable for transmission over the wireless medium. The transmit chain may also include one or more antennas 910 for transmitting the amplified signal into the air or wireless medium.
A receive chain may be configured to receive signals (e.g., control information, data, packets) over a wireless medium. For example, the receive chain may include one or more antennas 910 for receive the signal over the air or wireless medium. The receive chain may include at least one amplifier (e.g., a low-noise amplifier (LNA) ) configured to amplify the received signal. The receive chain may include at least one demodulator configured to demodulate the receive signal and obtain the transmitted data by reversing the modulation technique applied during transmission of the signal. The receive chain may include at least one decoder for decoding the processing the demodulated signal to receive the transmitted data.
FIG. 10 illustrates an example of a device 1000 that supports transmission optimization in internet of things (IoT) system in accordance with aspects of the present disclosure. The device 1000 may be an example of a UE 104 as described herein. The device 1000 may support wireless communication with one or more network entities 102, UEs 104, or any combination thereof. The device 1000 may include components for bi-directional communications including components for transmitting and receiving communications, such as a processor 1002, a memory 1004, a transceiver 1006, and, optionally, an I/O controller 1008. These components may be in electronic  communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
The processor 1002, the memory 1004, the transceiver 1006, or various combinations thereof or various components thereof may be examples of means for performing various aspects of the present disclosure as described herein. For example, the processor 1002, the memory 1004, the transceiver 1006, or various combinations or components thereof may support a method for performing one or more of the operations described herein.
In some implementations, the processor 1002, the memory 1004, the transceiver 1006, or various combinations or components thereof may be implemented in hardware (e.g., in communications management circuitry) . The hardware may include a processor, a digital signal processor (DSP) , an application-specific integrated circuit (ASIC) , a field-programmable gate array (FPGA) or other programmable logic device, a discrete gate or transistor logic, discrete hardware components, or any combination thereof configured as or otherwise supporting a means for performing the functions described in the present disclosure. In some implementations, the processor 1002 and the memory 1004 coupled with the processor 1002 may be configured to perform one or more of the functions described herein (e.g., executing, by the processor 1002, instructions stored in the memory 1004) .
For example, the processor 1002 may support wireless communication at the device 1000 in accordance with examples as disclosed herein. The processor 902 may be configured to operable to support a means for transmitting, on a set of configured resources, a first data transmission to a first device; a means for receiving, from the first device, i) a first configuration indicating a second set of configured resources different than the first set of configured resources or ii) a second configuration indicating a set of resources, wherein the first configuration or the second configuration is transmitted based on that a usage of the first set of configured resources satisfies a threshold.
The processor 1002 may include an intelligent hardware device (e.g., a general-purpose processor, a DSP, a CPU, a microcontroller, an ASIC, an FPGA, a programmable logic device, a discrete gate or transistor logic component, a discrete hardware component, or any combination thereof) . In some implementations, the processor 1002 may be configured to operate a memory array using a memory controller.  In some other implementations, a memory controller may be integrated into the processor 1002. The processor 1002 may be configured to execute computer-readable instructions stored in a memory (e.g., the memory 1004) to cause the device 1000 to perform various functions of the present disclosure.
The memory 1004 may include random access memory (RAM) and read-only memory (ROM) . The memory 1004 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1002 cause the device 1000 to perform various functions described herein. The code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory. In some implementations, the code may not be directly executable by the processor 1002 but may cause a computer (e.g., when compiled and executed) to perform functions described herein. In some implementations, the memory 1004 may include, among other things, a basic I/O system (BIOS) which may control basic hardware or software operation such as the interaction with peripheral components or devices.
The I/O controller 1008 may manage input and output signals for the device 1000. The I/O controller 1008 may also manage peripherals not integrated into the device M02. In some implementations, the I/O controller 1008 may represent a physical connection or port to an external peripheral. In some implementations, the I/O controller 1008 may utilize an operating system such as or another known operating system. In some implementations, the I/O controller 908 may be implemented as part of a processor, such as the processor 606. In some implementations, a user may interact with the device 1000 via the I/O controller 1008 or via hardware components controlled by the I/O controller 1008.
In some implementations, the device 1000 may include a single antenna 1010. However, in some other implementations, the device 900 may have more than one antenna 1010 (i.e., multiple antennas) , including multiple antenna panels or antenna arrays, which may be capable of concurrently transmitting or receiving multiple wireless transmissions. The transceiver 906 may communicate bi-directionally, via the one or more antennas 1010, wired, or wireless links as described herein. For example, the transceiver 1006 may represent a wireless transceiver and may communicate bi-directionally with another wireless transceiver. The transceiver 1006 may also include a  modem to modulate the packets, to provide the modulated packets to one or more antennas 1010 for transmission, and to demodulate packets received from the one or more antennas 1010. The transceiver 1006 may include one or more transmit chains, one or more receive chains, or a combination thereof.
A transmit chain may be configured to generate and transmit signals (e.g., control information, data, packets) . The transmit chain may include at least one modulator for modulating data onto a carrier signal, preparing the signal for transmission over a wireless medium. The at least one modulator may be configured to support one or more techniques such as amplitude modulation (AM) , frequency modulation (FM) , or digital modulation schemes like phase-shift keying (PSK) or quadrature amplitude modulation (QAM) . The transmit chain may also include at least one power amplifier configured to amplify the modulated signal to an appropriate power level suitable for transmission over the wireless medium. The transmit chain may also include one or more antennas 1010 for transmitting the amplified signal into the air or wireless medium.
A receive chain may be configured to receive signals (e.g., control information, data, packets) over a wireless medium. For example, the receive chain may include one or more antennas 1010 for receive the signal over the air or wireless medium. The receive chain may include at least one amplifier (e.g., a low-noise amplifier (LNA) ) configured to amplify the received signal. The receive chain may include at least one demodulator configured to demodulate the receive signal and obtain the transmitted data by reversing the modulation technique applied during transmission of the signal. The receive chain may include at least one decoder for decoding the processing the demodulated signal to receive the transmitted data.
FIG. 11 illustrates an example of a device 1100 that supports transmission optimization in internet of things (IoT) system in accordance with aspects of the present disclosure. The device 1100 may be an example of a network entity 102 as described herein. The device 1100 may support wireless communication with one or more network entities 102, UEs 104, or any combination thereof. The device 1100 may include components for bi-directional communications including components for transmitting and receiving communications, such as a processor 1102, a memory 1104, a transceiver 1106, and, optionally, an I/O controller 1108. These components may be in electronic  communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
The processor 1102, the memory 1104, the transceiver 1106, or various combinations thereof or various components thereof may be examples of means for performing various aspects of the present disclosure as described herein. For example, the processor 1102, the memory 1104, the transceiver 1106, or various combinations or components thereof may support a method for performing one or more of the operations described herein.
In some implementations, the processor 1102, the memory 1104, the transceiver 1106, or various combinations or components thereof may be implemented in hardware (e.g., in communications management circuitry) . The hardware may include a processor, a digital signal processor (DSP) , an application-specific integrated circuit (ASIC) , a field-programmable gate array (FPGA) or other programmable logic device, a discrete gate or transistor logic, discrete hardware components, or any combination thereof configured as or otherwise supporting a means for performing the functions described in the present disclosure. In some implementations, the processor 1102 and the memory 1104 coupled with the processor 1102 may be configured to perform one or more of the functions described herein (e.g., executing, by the processor 1102, instructions stored in the memory 1104) .
For example, the processor 1102 may support wireless communication at the device 1100 in accordance with examples as disclosed herein. The processor 1102 may be configured to operable to support a means for transmitting configuration information to one or more second devices, wherein the configuration information indicates a first set of resources, a first set of response resources associated with the first set of resources, at least one candidate set of resources and at least one candidate set of response resources associated with the at least one candidate set of resources; a means for receiving, from the one or more second devices, one or more first transmissions on the first set of resources; and means for transmitting, on the first set of response resources, at least one first response message for at least one first transmission received on the first set of resources.
The processor 1102 may include an intelligent hardware device (e.g., a general-purpose processor, a DSP, a CPU, a microcontroller, an ASIC, an FPGA, a  programmable logic device, a discrete gate or transistor logic component, a discrete hardware component, or any combination thereof) . In some implementations, the processor 1102 may be configured to operate a memory array using a memory controller. In some other implementations, a memory controller may be integrated into the processor 1102. The processor 1102 may be configured to execute computer-readable instructions stored in a memory (e.g., the memory 1104) to cause the device 1100 to perform various functions of the present disclosure.
The memory 1104 may include random access memory (RAM) and read-only memory (ROM) . The memory 1104 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1102 cause the device 1100 to perform various functions described herein. The code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory. In some implementations, the code may not be directly executable by the processor 1102 but may cause a computer (e.g., when compiled and executed) to perform functions described herein. In some implementations, the memory 1104 may include, among other things, a basic I/O system (BIOS) which may control basic hardware or software operation such as the interaction with peripheral components or devices.
The I/O controller 1108 may manage input and output signals for the device 1100. The I/O controller 1108 may also manage peripherals not integrated into the device M02. In some implementations, the I/O controller 1108 may represent a physical connection or port to an external peripheral. In some implementations, the I/O controller 1108 may utilize an operating system such as or another known operating system. In some implementations, the I/O controller 1108 may be implemented as part of a processor, such as the processor 1106. In some implementations, a user may interact with the device 1100 via the I/O controller 1108 or via hardware components controlled by the I/O controller 1108.
In some implementations, the device 1100 may include a single antenna 910. However, in some other implementations, the device 1100 may have more than one antenna 910 (i.e., multiple antennas) , including multiple antenna panels or antenna arrays, which may be capable of concurrently transmitting or receiving multiple wireless transmissions. The transceiver 1106 may communicate bi-directionally, via the one or  more antennas 910, wired, or wireless links as described herein. For example, the transceiver 1106 may represent a wireless transceiver and may communicate bi-directionally with another wireless transceiver. The transceiver 1106 may also include a modem to modulate the packets, to provide the modulated packets to one or more antennas 910 for transmission, and to demodulate packets received from the one or more antennas 910. The transceiver 1106 may include one or more transmit chains, one or more receive chains, or a combination thereof.
A transmit chain may be configured to generate and transmit signals (e.g., control information, data, packets) . The transmit chain may include at least one modulator for modulating data onto a carrier signal, preparing the signal for transmission over a wireless medium. The at least one modulator may be configured to support one or more techniques such as amplitude modulation (AM) , frequency modulation (FM) , or digital modulation schemes like phase-shift keying (PSK) or quadrature amplitude modulation (QAM) . The transmit chain may also include at least one power amplifier configured to amplify the modulated signal to an appropriate power level suitable for transmission over the wireless medium. The transmit chain may also include one or more antennas 910 for transmitting the amplified signal into the air or wireless medium.
A receive chain may be configured to receive signals (e.g., control information, data, packets) over a wireless medium. For example, the receive chain may include one or more antennas 910 for receive the signal over the air or wireless medium. The receive chain may include at least one amplifier (e.g., a low-noise amplifier (LNA) ) configured to amplify the received signal. The receive chain may include at least one demodulator configured to demodulate the receive signal and obtain the transmitted data by reversing the modulation technique applied during transmission of the signal. The receive chain may include at least one decoder for decoding the processing the demodulated signal to receive the transmitted data.
FIG. 12 illustrates an example of a device 1200 that supports transmission optimization in internet of things (IoT) system in accordance with aspects of the present disclosure. The device 1200 may be an example of a UE 104 as described herein. The device 1200 may support wireless communication with one or more network entities 102, UEs 104, or any combination thereof. The device 1200 may include components for bi-directional communications including components for transmitting and receiving  communications, such as a processor 1202, a memory 1204, a transceiver 1206, and, optionally, an I/O controller 1208. These components may be in electronic communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
The processor 1202, the memory 1204, the transceiver 1206, or various combinations thereof or various components thereof may be examples of means for performing various aspects of the present disclosure as described herein. For example, the processor 1202, the memory 1204, the transceiver 1206, or various combinations or components thereof may support a method for performing one or more of the operations described herein.
In some implementations, the processor 1202, the memory 1204, the transceiver 1206, or various combinations or components thereof may be implemented in hardware (e.g., in communications management circuitry) . The hardware may include a processor, a digital signal processor (DSP) , an application-specific integrated circuit (ASIC) , a field-programmable gate array (FPGA) or other programmable logic device, a discrete gate or transistor logic, discrete hardware components, or any combination thereof configured as or otherwise supporting a means for performing the functions described in the present disclosure. In some implementations, the processor 1202 and the memory 1204 coupled with the processor 1202 may be configured to perform one or more of the functions described herein (e.g., executing, by the processor 1202, instructions stored in the memory 1204) .
For example, the processor 1202 may support wireless communication at the device 1200 in accordance with examples as disclosed herein. The processor 902 may be configured to operable to support a means for receiving configuration information from a first device, wherein the configuration information indicates a first set of resources, a first set of response resources associated with the first set of resources, at least one candidate set of resources and at least one candidate set of response resources associated with the at least one candidate set of resources; a means for transmitting, to the first device, a first transmission on the first set of resources.
The processor 1202 may include an intelligent hardware device (e.g., a general-purpose processor, a DSP, a CPU, a microcontroller, an ASIC, an FPGA, a programmable logic device, a discrete gate or transistor logic component, a discrete  hardware component, or any combination thereof) . In some implementations, the processor 1202 may be configured to operate a memory array using a memory controller. In some other implementations, a memory controller may be integrated into the processor 1202. The processor 1202 may be configured to execute computer-readable instructions stored in a memory (e.g., the memory 1204) to cause the device 1200 to perform various functions of the present disclosure.
The memory 1204 may include random access memory (RAM) and read-only memory (ROM) . The memory 1204 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1202 cause the device 1200 to perform various functions described herein. The code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory. In some implementations, the code may not be directly executable by the processor 1202 but may cause a computer (e.g., when compiled and executed) to perform functions described herein. In some implementations, the memory 1204 may include, among other things, a basic I/O system (BIOS) which may control basic hardware or software operation such as the interaction with peripheral components or devices.
The I/O controller 1208 may manage input and output signals for the device 1200. The I/O controller 1208 may also manage peripherals not integrated into the device M02. In some implementations, the I/O controller 1208 may represent a physical connection or port to an external peripheral. In some implementations, the I/O controller 1208 may utilize an operating system such as or another known operating system. In some implementations, the I/O controller 908 may be implemented as part of a processor, such as the processor 606. In some implementations, a user may interact with the device 1200 via the I/O controller 1208 or via hardware components controlled by the I/O controller 1208.
In some implementations, the device 1200 may include a single antenna 1210. However, in some other implementations, the device 1200 may have more than one antenna 1210 (i.e., multiple antennas) , including multiple antenna panels or antenna arrays, which may be capable of concurrently transmitting or receiving multiple wireless transmissions. The transceiver 906 may communicate bi-directionally, via the one or more antennas 1210, wired, or wireless links as described herein. For example, the  transceiver 1206 may represent a wireless transceiver and may communicate bi-directionally with another wireless transceiver. The transceiver 1206 may also include a modem to modulate the packets, to provide the modulated packets to one or more antennas 1210 for transmission, and to demodulate packets received from the one or more antennas 1210. The transceiver 1206 may include one or more transmit chains, one or more receive chains, or a combination thereof.
A transmit chain may be configured to generate and transmit signals (e.g., control information, data, packets) . The transmit chain may include at least one modulator for modulating data onto a carrier signal, preparing the signal for transmission over a wireless medium. The at least one modulator may be configured to support one or more techniques such as amplitude modulation (AM) , frequency modulation (FM) , or digital modulation schemes like phase-shift keying (PSK) or quadrature amplitude modulation (QAM) . The transmit chain may also include at least one power amplifier configured to amplify the modulated signal to an appropriate power level suitable for transmission over the wireless medium. The transmit chain may also include one or more antennas 1210 for transmitting the amplified signal into the air or wireless medium.
A receive chain may be configured to receive signals (e.g., control information, data, packets) over a wireless medium. For example, the receive chain may include one or more antennas 1210 for receive the signal over the air or wireless medium. The receive chain may include at least one amplifier (e.g., a low-noise amplifier (LNA) ) configured to amplify the received signal. The receive chain may include at least one demodulator configured to demodulate the receive signal and obtain the transmitted data by reversing the modulation technique applied during transmission of the signal. The receive chain may include at least one decoder for decoding the processing the demodulated signal to receive the transmitted data.
FIG. 13 illustrates an example of a device 1300 that supports transmission optimization in internet of things (IoT) system in accordance with aspects of the present disclosure. The device 1300 may be an example of a network entity 102 as described herein. The device 1300 may support wireless communication with one or more network entities 102, UEs 104, or any combination thereof. The device 1300 may include components for bi-directional communications including components for transmitting and receiving communications, such as a processor 1302, a memory 1304, a transceiver  1306, and, optionally, an I/O controller 1308. These components may be in electronic communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
The processor 1302, the memory 1304, the transceiver 1306, or various combinations thereof or various components thereof may be examples of means for performing various aspects of the present disclosure as described herein. For example, the processor 1302, the memory 1304, the transceiver 1306, or various combinations or components thereof may support a method for performing one or more of the operations described herein.
In some implementations, the processor 1302, the memory 1304, the transceiver 1306, or various combinations or components thereof may be implemented in hardware (e.g., in communications management circuitry) . The hardware may include a processor, a digital signal processor (DSP) , an application-specific integrated circuit (ASIC) , a field-programmable gate array (FPGA) or other programmable logic device, a discrete gate or transistor logic, discrete hardware components, or any combination thereof configured as or otherwise supporting a means for performing the functions described in the present disclosure. In some implementations, the processor 1302 and the memory 1304 coupled with the processor 1302 may be configured to perform one or more of the functions described herein (e.g., executing, by the processor 1302, instructions stored in the memory 1304) .
For example, the processor 1302 may support wireless communication at the device 1300 in accordance with examples as disclosed herein. The processor 1302 may be configured to operable to support a means for transmitting configuration information to one or more second devices, wherein the configuration information indicates a plurality of sets of resources for the one or more second devices to select for transmitting first transmissions; and a means for receiving, from a second device of the one or more second devices, one or more first transmissions on one or more sets of resources that are selected by the second device from the plurality of sets of resources.
The processor 1302 may include an intelligent hardware device (e.g., a general-purpose processor, a DSP, a CPU, a microcontroller, an ASIC, an FPGA, a programmable logic device, a discrete gate or transistor logic component, a discrete hardware component, or any combination thereof) . In some implementations, the  processor 1302 may be configured to operate a memory array using a memory controller. In some other implementations, a memory controller may be integrated into the processor 1302. The processor 1302 may be configured to execute computer-readable instructions stored in a memory (e.g., the memory 1304) to cause the device 1300 to perform various functions of the present disclosure.
The memory 1304 may include random access memory (RAM) and read-only memory (ROM) . The memory 1304 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1302 cause the device 1300 to perform various functions described herein. The code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory. In some implementations, the code may not be directly executable by the processor 1302 but may cause a computer (e.g., when compiled and executed) to perform functions described herein. In some implementations, the memory 1304 may include, among other things, a basic I/O system (BIOS) which may control basic hardware or software operation such as the interaction with peripheral components or devices.
The I/O controller 1308 may manage input and output signals for the device 1300. The I/O controller 1308 may also manage peripherals not integrated into the device M02. In some implementations, the I/O controller 1308 may represent a physical connection or port to an external peripheral. In some implementations, the I/O controller 1308 may utilize an operating system such as or another known operating system. In some implementations, the I/O controller 1308 may be implemented as part of a processor, such as the processor 606. In some implementations, a user may interact with the device 1300 via the I/O controller 1308 or via hardware components controlled by the I/O controller 1308.
In some implementations, the device 1300 may include a single antenna 1310. However, in some other implementations, the device 1300 may have more than one antenna 1310 (i.e., multiple antennas) , including multiple antenna panels or antenna arrays, which may be capable of concurrently transmitting or receiving multiple wireless transmissions. The transceiver 1306 may communicate bi-directionally, via the one or more antennas 1310, wired, or wireless links as described herein. For example, the transceiver 1306 may represent a wireless transceiver and may communicate bi- directionally with another wireless transceiver. The transceiver 1306 may also include a modem to modulate the packets, to provide the modulated packets to one or more antennas 1310 for transmission, and to demodulate packets received from the one or more antennas 1310. The transceiver 1306 may include one or more transmit chains, one or more receive chains, or a combination thereof.
A transmit chain may be configured to generate and transmit signals (e.g., control information, data, packets) . The transmit chain may include at least one modulator for modulating data onto a carrier signal, preparing the signal for transmission over a wireless medium. The at least one modulator may be configured to support one or more techniques such as amplitude modulation (AM) , frequency modulation (FM) , or digital modulation schemes like phase-shift keying (PSK) or quadrature amplitude modulation (QAM) . The transmit chain may also include at least one power amplifier configured to amplify the modulated signal to an appropriate power level suitable for transmission over the wireless medium. The transmit chain may also include one or more antennas 1310 for transmitting the amplified signal into the air or wireless medium.
A receive chain may be configured to receive signals (e.g., control information, data, packets) over a wireless medium. For example, the receive chain may include one or more antennas 1310 for receive the signal over the air or wireless medium. The receive chain may include at least one amplifier (e.g., a low-noise amplifier (LNA) ) configured to amplify the received signal. The receive chain may include at least one demodulator configured to demodulate the receive signal and obtain the transmitted data by reversing the modulation technique applied during transmission of the signal. The receive chain may include at least one decoder for decoding the processing the demodulated signal to receive the transmitted data.
FIG. 14 illustrates an example of a device 1400 that supports transmission optimization in internet of things (IoT) system in accordance with aspects of the present disclosure. The device 1400 may be an example of a UE 104 as described herein. The device 1400 may support wireless communication with one or more network entities 102, UEs 104, or any combination thereof. The device 1400 may include components for bi-directional communications including components for transmitting and receiving communications, such as a processor 1402, a memory 1404, a transceiver 1406, and, optionally, an I/O controller 1408. These components may be in electronic  communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
The processor 1402, the memory 1404, the transceiver 1406, or various combinations thereof or various components thereof may be examples of means for performing various aspects of the present disclosure as described herein. For example, the processor 1402, the memory 1404, the transceiver 1406, or various combinations or components thereof may support a method for performing one or more of the operations described herein.
In some implementations, the processor 1402, the memory 1404, the transceiver 1406, or various combinations or components thereof may be implemented in hardware (e.g., in communications management circuitry) . The hardware may include a processor, a digital signal processor (DSP) , an application-specific integrated circuit (ASIC) , a field-programmable gate array (FPGA) or other programmable logic device, a discrete gate or transistor logic, discrete hardware components, or any combination thereof configured as or otherwise supporting a means for performing the functions described in the present disclosure. In some implementations, the processor 1402 and the memory 1404 coupled with the processor 1402 may be configured to perform one or more of the functions described herein (e.g., executing, by the processor 1402, instructions stored in the memory 1404) .
For example, the processor 1402 may support wireless communication at the device 1400 in accordance with examples as disclosed herein. The processor 1302 may be configured to operable to support a means for receiving configuration information from a first device, wherein the configuration information indicates a plurality of sets of resources for the second device to select for transmitting a first transmission; a means for selecting one or more sets of resource from the plurality of sets of resources; and a means for transmitting, to the first device, one or more first transmissions on the one or more sets of resource.
The processor 1402 may include an intelligent hardware device (e.g., a general-purpose processor, a DSP, a CPU, a microcontroller, an ASIC, an FPGA, a programmable logic device, a discrete gate or transistor logic component, a discrete hardware component, or any combination thereof) . In some implementations, the processor 1402 may be configured to operate a memory array using a memory controller.  In some other implementations, a memory controller may be integrated into the processor 1402. The processor 1402 may be configured to execute computer-readable instructions stored in a memory (e.g., the memory 1404) to cause the device 1400 to perform various functions of the present disclosure.
The memory 1404 may include random access memory (RAM) and read-only memory (ROM) . The memory 1404 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1402 cause the device 1400 to perform various functions described herein. The code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory. In some implementations, the code may not be directly executable by the processor 1402 but may cause a computer (e.g., when compiled and executed) to perform functions described herein. In some implementations, the memory 1404 may include, among other things, a basic I/O system (BIOS) which may control basic hardware or software operation such as the interaction with peripheral components or devices.
The I/O controller 1408 may manage input and output signals for the device 1400. The I/O controller 1408 may also manage peripherals not integrated into the device M02. In some implementations, the I/O controller 1408 may represent a physical connection or port to an external peripheral. In some implementations, the I/O controller 1408 may utilize an operating system such as or another known operating system. In some implementations, the I/O controller 1308 may be implemented as part of a processor, such as the processor 606. In some implementations, a user may interact with the device 1400 via the I/O controller 1408 or via hardware components controlled by the I/O controller 1408.
In some implementations, the device 1400 may include a single antenna 1410. However, in some other implementations, the device 1400 may have more than one antenna 1410 (i.e., multiple antennas) , including multiple antenna panels or antenna arrays, which may be capable of concurrently transmitting or receiving multiple wireless transmissions. The transceiver 1306 may communicate bi-directionally, via the one or more antennas 1410, wired, or wireless links as described herein. For example, the transceiver 1406 may represent a wireless transceiver and may communicate bi-directionally with another wireless transceiver. The transceiver 1406 may also include a  modem to modulate the packets, to provide the modulated packets to one or more antennas 1410 for transmission, and to demodulate packets received from the one or more antennas 1410. The transceiver 1406 may include one or more transmit chains, one or more receive chains, or a combination thereof.
A transmit chain may be configured to generate and transmit signals (e.g., control information, data, packets) . The transmit chain may include at least one modulator for modulating data onto a carrier signal, preparing the signal for transmission over a wireless medium. The at least one modulator may be configured to support one or more techniques such as amplitude modulation (AM) , frequency modulation (FM) , or digital modulation schemes like phase-shift keying (PSK) or quadrature amplitude modulation (QAM) . The transmit chain may also include at least one power amplifier configured to amplify the modulated signal to an appropriate power level suitable for transmission over the wireless medium. The transmit chain may also include one or more antennas 1410 for transmitting the amplified signal into the air or wireless medium.
A receive chain may be configured to receive signals (e.g., control information, data, packets) over a wireless medium. For example, the receive chain may include one or more antennas 1410 for receive the signal over the air or wireless medium. The receive chain may include at least one amplifier (e.g., a low-noise amplifier (LNA) ) configured to amplify the received signal. The receive chain may include at least one demodulator configured to demodulate the receive signal and obtain the transmitted data by reversing the modulation technique applied during transmission of the signal. The receive chain may include at least one decoder for decoding the processing the demodulated signal to receive the transmitted data.
FIG. 15 illustrates an example of a processor 1500 that supports transmission optimization in internet of things (IoT) system in accordance with aspects of the present disclosure. he processor 1500 may be an example of a processor configured to perform various operations in accordance with examples as described herein. The processor 1500 may include a controller 1502 configured to perform various operations in accordance with examples as described herein. The processor 1500 may optionally include at least one memory 1504. Additionally, or alternatively, the processor 1500 may optionally include one or more arithmetic-logic units (ALUs) 1506. One or more of these components may be in electronic communication or otherwise coupled (e.g., operatively,  communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
The processor 1500 may be a processor chipset and include a protocol stack (e.g., a software stack) executed by the processor chipset to perform various operations (e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) in accordance with examples as described herein. The processor chipset may include one or more cores, one or more caches (e.g., memory local to or included in the processor chipset (e.g., the processor 1500) or other memory (e.g., random access memory (RAM) , read-only memory (ROM) , dynamic RAM (DRAM) , synchronous dynamic RAM (SDRAM) , static RAM (SRAM) , ferroelectric RAM (FeRAM) , magnetic RAM (MRAM) , resistive RAM (RRAM) , flash memory, phase change memory (PCM) , and others) .
The controller 1502 may be configured to manage and coordinate various operations (e.g., signaling, receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) of the processor 1500 to cause the processor 1500 to support various operations in accordance with examples as described herein. For example, the controller 1502 may operate as a control unit of the processor 1500, generating control signals that manage the operation of various components of the processor 1500. These control signals include enabling or disabling functional units, selecting data paths, initiating memory access, and coordinating timing of operations.
The controller 1502 may be configured to fetch (e.g., obtain, retrieve, receive) instructions from the memory 1504 and determine subsequent instruction (s) to be executed to cause the processor 1500 to support various operations in accordance with examples as described herein. The controller 1502 may be configured to track memory address of instructions associated with the memory 1504. The controller 1502 may be configured to decode instructions to determine the operation to be performed and the operands involved. For example, the controller 1502 may be configured to interpret the instruction and determine control signals to be output to other components of the processor 1500 to cause the processor 1500 to support various operations in accordance with examples as described herein. Additionally, or alternatively, the controller 1502 may be configured to manage flow of data within the processor 1500. The controller 1502 may  be configured to control transfer of data between registers, arithmetic logic units (ALUs) , and other functional units of the processor 1500.
The memory 1504 may include one or more caches (e.g., memory local to or included in the processor 1500 or other memory, such RAM, ROM, DRAM, SDRAM, SRAM, MRAM, flash memory, etc. In some implementation, the memory 1504 may reside within or on a processor chipset (e.g., local to the processor 1500) . In some other implementations, the memory 1504 may reside external to the processor chipset (e.g., remote to the processor 1500) .
The memory 1504 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1500, cause the processor 1500 to perform various functions described herein. The code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory. The controller 1502 and/or the processor 1500 may be configured to execute computer-readable instructions stored in the memory 1504 to cause the processor 1500 to perform various functions (e.g., functions or tasks supporting transmit power prioritization) . For example, the processor 1500 and/or the controller 1502 may be coupled with or to the memory 1504, the processor 1500, the controller 1502, and the memory 1504 may be configured to perform various functions described herein. In some examples, the processor 1500 may include multiple processors and the memory 1504 may include multiple memories. One or more of the multiple processors may be coupled with one or more of the multiple memories, which may, individually or collectively, be configured to perform various functions herein.
The one or more ALUs 1506 may be configured to support various operations in accordance with examples as described herein. In some implementation, the one or more ALUs 1506 may reside within or on a processor chipset (e.g., the processor 1500) . In some other implementations, the one or more ALUs 1506 may reside external to the processor chipset (e.g., the processor 1500) . One or more ALUs 1506 may perform one or more computations such as addition, subtraction, multiplication, and division on data. For example, one or more ALUs 1506 may receive input operands and an operation code, which determines an operation to be executed. One or more ALUs 1506 be configured with a variety of logical and arithmetic circuits, including adders, subtractors, shifters, and logic gates, to process and manipulate the data according to the operation.  Additionally, or alternatively, the one or more ALUs 1506 may support logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 1506 to handle conditional operations, comparisons, and bitwise operations.
The processor 1500 may support wireless communication in accordance with examples as disclosed herein. The processor 1502 may be configured to or operable to support a means for receiving (i) at least one signal backscattered by a first device based on carrier wave transmission from at least one second device or (ii) information determined based on the at least one backscattered signal by the first device, wherein the at least one backscattered signal is associated with at least one resource allocated to the at least one second device for the carrier wave transmission; and a means for determining, based on the at least one backscattered signal or the information, at least one serving device among the at least one second device for the first device. The processor 1500 may be configured to or operable to support other means for other implementations of method 2100.
FIG. 16 illustrates an example of a processor 1600 that supports carrier wave node determination in accordance with aspects of the present disclosure. The processor 1600 may be an example of a processor configured to perform various operations in accordance with examples as described herein. The processor 1600 may include a controller 1602 configured to perform various operations in accordance with examples as described herein. The processor 1600 may optionally include at least one memory 1604. Additionally, or alternatively, the processor 1600 may optionally include one or more arithmetic-logic units (ALUs) 1606. One or more of these components may be in electronic communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
The processor 1600 may be a processor chipset and include a protocol stack (e.g., a software stack) executed by the processor chipset to perform various operations (e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) in accordance with examples as described herein. The processor chipset may include one or more cores, one or more caches (e.g., memory local to or included in the processor chipset (e.g., the processor 1600) or other memory (e.g., random access memory (RAM) , read-only memory (ROM) ,  dynamic RAM (DRAM) , synchronous dynamic RAM (SDRAM) , static RAM (SRAM) , ferroelectric RAM (FeRAM) , magnetic RAM (MRAM) , resistive RAM (RRAM) , flash memory, phase change memory (PCM) , and others) .
The controller 1602 may be configured to manage and coordinate various operations (e.g., signaling, receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) of the processor 1600 to cause the processor 1600 to support various operations in accordance with examples as described herein. For example, the controller 1602 may operate as a control unit of the processor 1600, generating control signals that manage the operation of various components of the processor 1600. These control signals include enabling or disabling functional units, selecting data paths, initiating memory access, and coordinating timing of operations.
The controller 1602 may be configured to fetch (e.g., obtain, retrieve, receive) instructions from the memory 1604 and determine subsequent instruction (s) to be executed to cause the processor 1600 to support various operations in accordance with examples as described herein. The controller 1602 may be configured to track memory address of instructions associated with the memory 1604. The controller 1602 may be configured to decode instructions to determine the operation to be performed and the operands involved. For example, the controller 1602 may be configured to interpret the instruction and determine control signals to be output to other components of the processor 1600 to cause the processor 1600 to support various operations in accordance with examples as described herein. Additionally, or alternatively, the controller 1602 may be configured to manage flow of data within the processor 1600. The controller 1602 may be configured to control transfer of data between registers, arithmetic logic units (ALUs) , and other functional units of the processor 1600.
The memory 1604 may include one or more caches (e.g., memory local to or included in the processor 1600 or other memory, such RAM, ROM, DRAM, SDRAM, SRAM, MRAM, flash memory, etc. In some implementation, the memory 1604 may reside within or on a processor chipset (e.g., local to the processor 1600) . In some other implementations, the memory 1604 may reside external to the processor chipset (e.g., remote to the processor 1600) .
The memory 1604 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1600, cause the processor 1600 to perform various functions described herein. The code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory. The controller 1602 and/or the processor 1600 may be configured to execute computer-readable instructions stored in the memory 1604 to cause the processor 1600 to perform various functions (e.g., functions or tasks supporting transmit power prioritization) . For example, the processor 1600 and/or the controller 1602 may be coupled with or to the memory 1604, the processor 1600, the controller 1602, and the memory 1604 may be configured to perform various functions described herein. In some examples, the processor 1600 may include multiple processors and the memory 1604 may include multiple memories. One or more of the multiple processors may be coupled with one or more of the multiple memories, which may, individually or collectively, be configured to perform various functions herein.
The one or more ALUs 1606 may be configured to support various operations in accordance with examples as described herein. In some implementation, the one or more ALUs 1606 may reside within or on a processor chipset (e.g., the processor 1600) . In some other implementations, the one or more ALUs 1606 may reside external to the processor chipset (e.g., the processor 1600) . One or more ALUs 1606 may perform one or more computations such as addition, subtraction, multiplication, and division on data. For example, one or more ALUs 1606 may receive input operands and an operation code, which determines an operation to be executed. One or more ALUs 1606 be configured with a variety of logical and arithmetic circuits, including adders, subtractors, shifters, and logic gates, to process and manipulate the data according to the operation. Additionally, or alternatively, the one or more ALUs 1606 may support logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 1606 to handle conditional operations, comparisons, and bitwise operations.
The processor 1600 may support wireless communication in accordance with examples as disclosed herein. The processor 1602 may be configured to or operable to support a means for receiving (i) at least one signal backscattered by a first device based on carrier wave transmission from at least one second device or (ii) information determined based on the at least one backscattered signal by the first device, wherein the  at least one backscattered signal is associated with at least one resource allocated to the at least one second device for the carrier wave transmission; and a means for determining, based on the at least one backscattered signal or the information, at least one serving device among the at least one second device for the first device. The processor 1600 may be configured to or operable to support other means for other implementations of method 2200.
FIG. 17 illustrates an example of a processor 1700 that supports carrier wave node determination in accordance with aspects of the present disclosure. The processor 1700 may be an example of a processor configured to perform various operations in accordance with examples as described herein. The processor 1700 may include a controller 1702 configured to perform various operations in accordance with examples as described herein. The processor 1700 may optionally include at least one memory 1704. Additionally, or alternatively, the processor 1700 may optionally include one or more arithmetic-logic units (ALUs) 1706. One or more of these components may be in electronic communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
The processor 1700 may be a processor chipset and include a protocol stack (e.g., a software stack) executed by the processor chipset to perform various operations (e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) in accordance with examples as described herein. The processor chipset may include one or more cores, one or more caches (e.g., memory local to or included in the processor chipset (e.g., the processor 1700) or other memory (e.g., random access memory (RAM) , read-only memory (ROM) , dynamic RAM (DRAM) , synchronous dynamic RAM (SDRAM) , static RAM (SRAM) , ferroelectric RAM (FeRAM) , magnetic RAM (MRAM) , resistive RAM (RRAM) , flash memory, phase change memory (PCM) , and others) .
The controller 1702 may be configured to manage and coordinate various operations (e.g., signaling, receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) of the processor 1700 to cause the processor 1700 to support various operations in accordance with examples as described herein. For example, the controller 1702 may operate as a control unit of the processor 1700, generating control signals that manage the operation  of various components of the processor 1700. These control signals include enabling or disabling functional units, selecting data paths, initiating memory access, and coordinating timing of operations.
The controller 1702 may be configured to fetch (e.g., obtain, retrieve, receive) instructions from the memory 1704 and determine subsequent instruction (s) to be executed to cause the processor 1700 to support various operations in accordance with examples as described herein. The controller 1702 may be configured to track memory address of instructions associated with the memory 1704. The controller 1702 may be configured to decode instructions to determine the operation to be performed and the operands involved. For example, the controller 1702 may be configured to interpret the instruction and determine control signals to be output to other components of the processor 1700 to cause the processor 1700 to support various operations in accordance with examples as described herein. Additionally, or alternatively, the controller 1702 may be configured to manage flow of data within the processor 1700. The controller 1702 may be configured to control transfer of data between registers, arithmetic logic units (ALUs) , and other functional units of the processor 1700.
The memory 1704 may include one or more caches (e.g., memory local to or included in the processor 1700 or other memory, such RAM, ROM, DRAM, SDRAM, SRAM, MRAM, flash memory, etc. In some implementation, the memory 1704 may reside within or on a processor chipset (e.g., local to the processor 1700) . In some other implementations, the memory 1704 may reside external to the processor chipset (e.g., remote to the processor 1700) .
The memory 1704 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1700, cause the processor 1700 to perform various functions described herein. The code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory. The controller 1702 and/or the processor 1700 may be configured to execute computer-readable instructions stored in the memory 1704 to cause the processor 1700 to perform various functions (e.g., functions or tasks supporting transmit power prioritization) . For example, the processor 1700 and/or the controller 1702 may be coupled with or to the memory 1704, the processor 1700, the controller 1702, and the memory 1704 may be configured to perform various functions described herein. In some examples, the  processor 1700 may include multiple processors and the memory 1704 may include multiple memories. One or more of the multiple processors may be coupled with one or more of the multiple memories, which may, individually or collectively, be configured to perform various functions herein.
The one or more ALUs 1706 may be configured to support various operations in accordance with examples as described herein. In some implementation, the one or more ALUs 1706 may reside within or on a processor chipset (e.g., the processor 1700) . In some other implementations, the one or more ALUs 1706 may reside external to the processor chipset (e.g., the processor 1700) . One or more ALUs 1706 may perform one or more computations such as addition, subtraction, multiplication, and division on data. For example, one or more ALUs 1706 may receive input operands and an operation code, which determines an operation to be executed. One or more ALUs 1706 be configured with a variety of logical and arithmetic circuits, including adders, subtractors, shifters, and logic gates, to process and manipulate the data according to the operation. Additionally, or alternatively, the one or more ALUs 1706 may support logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 1706 to handle conditional operations, comparisons, and bitwise operations.
The processor 1700 may support wireless communication in accordance with examples as disclosed herein. The processor 1702 may be configured to or operable to support a means for receiving (i) at least one signal backscattered by a first device based on carrier wave transmission from at least one second device or (ii) information determined based on the at least one backscattered signal by the first device, wherein the at least one backscattered signal is associated with at least one resource allocated to the at least one second device for the carrier wave transmission; and a means for determining, based on the at least one backscattered signal or the information, at least one serving device among the at least one second device for the first device. The processor 1700 may be configured to or operable to support other means for other implementations of method 2300.
FIG. 18 illustrates an example of a processor 1800 that supports carrier wave node determination in accordance with aspects of the present disclosure. The processor 1800 may be an example of a processor configured to perform various operations in  accordance with examples as described herein. The processor 1800 may include a controller 1802 configured to perform various operations in accordance with examples as described herein. The processor 1800 may optionally include at least one memory 1804. Additionally, or alternatively, the processor 1800 may optionally include one or more arithmetic-logic units (ALUs) 1806. One or more of these components may be in electronic communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
The processor 1800 may be a processor chipset and include a protocol stack (e.g., a software stack) executed by the processor chipset to perform various operations (e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) in accordance with examples as described herein. The processor chipset may include one or more cores, one or more caches (e.g., memory local to or included in the processor chipset (e.g., the processor 1800) or other memory (e.g., random access memory (RAM) , read-only memory (ROM) , dynamic RAM (DRAM) , synchronous dynamic RAM (SDRAM) , static RAM (SRAM) , ferroelectric RAM (FeRAM) , magnetic RAM (MRAM) , resistive RAM (RRAM) , flash memory, phase change memory (PCM) , and others) .
The controller 1802 may be configured to manage and coordinate various operations (e.g., signaling, receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) of the processor 1800 to cause the processor 1800 to support various operations in accordance with examples as described herein. For example, the controller 1802 may operate as a control unit of the processor 1800, generating control signals that manage the operation of various components of the processor 1800. These control signals include enabling or disabling functional units, selecting data paths, initiating memory access, and coordinating timing of operations.
The controller 1802 may be configured to fetch (e.g., obtain, retrieve, receive) instructions from the memory 1804 and determine subsequent instruction (s) to be executed to cause the processor 1800 to support various operations in accordance with examples as described herein. The controller 1802 may be configured to track memory address of instructions associated with the memory 1804. The controller 1802 may be configured to decode instructions to determine the operation to be performed and the  operands involved. For example, the controller 1802 may be configured to interpret the instruction and determine control signals to be output to other components of the processor 1800 to cause the processor 1800 to support various operations in accordance with examples as described herein. Additionally, or alternatively, the controller 1802 may be configured to manage flow of data within the processor 1800. The controller 1802 may be configured to control transfer of data between registers, arithmetic logic units (ALUs) , and other functional units of the processor 1800.
The memory 1804 may include one or more caches (e.g., memory local to or included in the processor 1800 or other memory, such RAM, ROM, DRAM, SDRAM, SRAM, MRAM, flash memory, etc. In some implementation, the memory 1804 may reside within or on a processor chipset (e.g., local to the processor 1800) . In some other implementations, the memory 1804 may reside external to the processor chipset (e.g., remote to the processor 1800) .
The memory 1804 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1800, cause the processor 1800 to perform various functions described herein. The code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory. The controller 1802 and/or the processor 1800 may be configured to execute computer-readable instructions stored in the memory 1804 to cause the processor 1800 to perform various functions (e.g., functions or tasks supporting transmit power prioritization) . For example, the processor 1800 and/or the controller 1802 may be coupled with or to the memory 1804, the processor 1800, the controller 1802, and the memory 1804 may be configured to perform various functions described herein. In some examples, the processor 1800 may include multiple processors and the memory 1804 may include multiple memories. One or more of the multiple processors may be coupled with one or more of the multiple memories, which may, individually or collectively, be configured to perform various functions herein.
The one or more ALUs 1806 may be configured to support various operations in accordance with examples as described herein. In some implementation, the one or more ALUs 1806 may reside within or on a processor chipset (e.g., the processor 1800) . In some other implementations, the one or more ALUs 1806 may reside external to the processor chipset (e.g., the processor 1800) . One or more ALUs 1806 may perform one  or more computations such as addition, subtraction, multiplication, and division on data. For example, one or more ALUs 1806 may receive input operands and an operation code, which determines an operation to be executed. One or more ALUs 1806 be configured with a variety of logical and arithmetic circuits, including adders, subtractors, shifters, and logic gates, to process and manipulate the data according to the operation. Additionally, or alternatively, the one or more ALUs 1806 may support logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 1806 to handle conditional operations, comparisons, and bitwise operations.
The processor 1800 may support wireless communication in accordance with examples as disclosed herein. The processor 1802 may be configured to or operable to support a means for receiving (i) at least one signal backscattered by a first device based on carrier wave transmission from at least one second device or (ii) information determined based on the at least one backscattered signal by the first device, wherein the at least one backscattered signal is associated with at least one resource allocated to the at least one second device for the carrier wave transmission; and a means for determining, based on the at least one backscattered signal or the information, at least one serving device among the at least one second device for the first device. The processor 1800 may be configured to or operable to support other means for other implementations of method 2400.
FIG. 19 illustrates an example of a processor 1900 that supports carrier wave node determination in accordance with aspects of the present disclosure. The processor 1900 may be an example of a processor configured to perform various operations in accordance with examples as described herein. The processor 1900 may include a controller 1902 configured to perform various operations in accordance with examples as described herein. The processor 1900 may optionally include at least one memory 1904. Additionally, or alternatively, the processor 1900 may optionally include one or more arithmetic-logic units (ALUs) 1906. One or more of these components may be in electronic communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
The processor 1900 may be a processor chipset and include a protocol stack (e.g., a software stack) executed by the processor chipset to perform various operations  (e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) in accordance with examples as described herein. The processor chipset may include one or more cores, one or more caches (e.g., memory local to or included in the processor chipset (e.g., the processor 1900) or other memory (e.g., random access memory (RAM) , read-only memory (ROM) , dynamic RAM (DRAM) , synchronous dynamic RAM (SDRAM) , static RAM (SRAM) , ferroelectric RAM (FeRAM) , magnetic RAM (MRAM) , resistive RAM (RRAM) , flash memory, phase change memory (PCM) , and others) .
The controller 1902 may be configured to manage and coordinate various operations (e.g., signaling, receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) of the processor 1900 to cause the processor 1900 to support various operations in accordance with examples as described herein. For example, the controller 1902 may operate as a control unit of the processor 1900, generating control signals that manage the operation of various components of the processor 1900. These control signals include enabling or disabling functional units, selecting data paths, initiating memory access, and coordinating timing of operations.
The controller 1902 may be configured to fetch (e.g., obtain, retrieve, receive) instructions from the memory 1904 and determine subsequent instruction (s) to be executed to cause the processor 1900 to support various operations in accordance with examples as described herein. The controller 1902 may be configured to track memory address of instructions associated with the memory 1904. The controller 1902 may be configured to decode instructions to determine the operation to be performed and the operands involved. For example, the controller 1902 may be configured to interpret the instruction and determine control signals to be output to other components of the processor 1900 to cause the processor 1900 to support various operations in accordance with examples as described herein. Additionally, or alternatively, the controller 1902 may be configured to manage flow of data within the processor 1900. The controller 1902 may be configured to control transfer of data between registers, arithmetic logic units (ALUs) , and other functional units of the processor 1900.
The memory 1904 may include one or more caches (e.g., memory local to or included in the processor 1900 or other memory, such RAM, ROM, DRAM, SDRAM,  SRAM, MRAM, flash memory, etc. In some implementation, the memory 1904 may reside within or on a processor chipset (e.g., local to the processor 1900) . In some other implementations, the memory 1904 may reside external to the processor chipset (e.g., remote to the processor 1900) .
The memory 1904 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1900, cause the processor 1900 to perform various functions described herein. The code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory. The controller 1902 and/or the processor 1900 may be configured to execute computer-readable instructions stored in the memory 1904 to cause the processor 1900 to perform various functions (e.g., functions or tasks supporting transmit power prioritization) . For example, the processor 1900 and/or the controller 1902 may be coupled with or to the memory 1904, the processor 1900, the controller 1902, and the memory 1904 may be configured to perform various functions described herein. In some examples, the processor 1900 may include multiple processors and the memory 1904 may include multiple memories. One or more of the multiple processors may be coupled with one or more of the multiple memories, which may, individually or collectively, be configured to perform various functions herein.
The one or more ALUs 1906 may be configured to support various operations in accordance with examples as described herein. In some implementation, the one or more ALUs 1906 may reside within or on a processor chipset (e.g., the processor 1900) . In some other implementations, the one or more ALUs 1906 may reside external to the processor chipset (e.g., the processor 1900) . One or more ALUs 1906 may perform one or more computations such as addition, subtraction, multiplication, and division on data. For example, one or more ALUs 1906 may receive input operands and an operation code, which determines an operation to be executed. One or more ALUs 1906 be configured with a variety of logical and arithmetic circuits, including adders, subtractors, shifters, and logic gates, to process and manipulate the data according to the operation. Additionally, or alternatively, the one or more ALUs 1906 may support logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 1906 to handle conditional operations, comparisons, and bitwise operations.
The processor 1900 may support wireless communication in accordance with examples as disclosed herein. The processor 1902 may be configured to or operable to support a means for receiving (i) at least one signal backscattered by a first device based on carrier wave transmission from at least one second device or (ii) information determined based on the at least one backscattered signal by the first device, wherein the at least one backscattered signal is associated with at least one resource allocated to the at least one second device for the carrier wave transmission; and a means for determining, based on the at least one backscattered signal or the information, at least one serving device among the at least one second device for the first device. The processor 1900 may be configured to or operable to support other means for other implementations of method 2500.
FIG. 20 illustrates an example of a processor 2000 that supports carrier wave node determination in accordance with aspects of the present disclosure. The processor 2000 may be an example of a processor configured to perform various operations in accordance with examples as described herein. The processor 2000 may include a controller 2002 configured to perform various operations in accordance with examples as described herein. The processor 2000 may optionally include at least one memory 2004. Additionally, or alternatively, the processor 2000 may optionally include one or more arithmetic-logic units (ALUs) 2006. One or more of these components may be in electronic communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses) .
The processor 2000 may be a processor chipset and include a protocol stack (e.g., a software stack) executed by the processor chipset to perform various operations (e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) in accordance with examples as described herein. The processor chipset may include one or more cores, one or more caches (e.g., memory local to or included in the processor chipset (e.g., the processor 2000) or other memory (e.g., random access memory (RAM) , read-only memory (ROM) , dynamic RAM (DRAM) , synchronous dynamic RAM (SDRAM) , static RAM (SRAM) , ferroelectric RAM (FeRAM) , magnetic RAM (MRAM) , resistive RAM (RRAM) , flash memory, phase change memory (PCM) , and others) .
The controller 2002 may be configured to manage and coordinate various operations (e.g., signaling, receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) of the processor 2000 to cause the processor 2000 to support various operations in accordance with examples as described herein. For example, the controller 2002 may operate as a control unit of the processor 2000, generating control signals that manage the operation of various components of the processor 2000. These control signals include enabling or disabling functional units, selecting data paths, initiating memory access, and coordinating timing of operations.
The controller 2002 may be configured to fetch (e.g., obtain, retrieve, receive) instructions from the memory 2004 and determine subsequent instruction (s) to be executed to cause the processor 2000 to support various operations in accordance with examples as described herein. The controller 2002 may be configured to track memory address of instructions associated with the memory 2004. The controller 2002 may be configured to decode instructions to determine the operation to be performed and the operands involved. For example, the controller 2002 may be configured to interpret the instruction and determine control signals to be output to other components of the processor 2000 to cause the processor 2000 to support various operations in accordance with examples as described herein. Additionally, or alternatively, the controller 2002 may be configured to manage flow of data within the processor 2000. The controller 2002 may be configured to control transfer of data between registers, arithmetic logic units (ALUs) , and other functional units of the processor 2000.
The memory 2004 may include one or more caches (e.g., memory local to or included in the processor 2000 or other memory, such RAM, ROM, DRAM, SDRAM, SRAM, MRAM, flash memory, etc. In some implementation, the memory 2004 may reside within or on a processor chipset (e.g., local to the processor 2000) . In some other implementations, the memory 2004 may reside external to the processor chipset (e.g., remote to the processor 2000) .
The memory 2004 may store computer-readable, computer-executable code including instructions that, when executed by the processor 2000, cause the processor 2000 to perform various functions described herein. The code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory.  The controller 2002 and/or the processor 2000 may be configured to execute computer-readable instructions stored in the memory 2004 to cause the processor 2000 to perform various functions (e.g., functions or tasks supporting transmit power prioritization) . For example, the processor 2000 and/or the controller 2002 may be coupled with or to the memory 2004, the processor 2000, the controller 2002, and the memory 2004 may be configured to perform various functions described herein. In some examples, the processor 2000 may include multiple processors and the memory 2004 may include multiple memories. One or more of the multiple processors may be coupled with one or more of the multiple memories, which may, individually or collectively, be configured to perform various functions herein.
The one or more ALUs 2006 may be configured to support various operations in accordance with examples as described herein. In some implementation, the one or more ALUs 2006 may reside within or on a processor chipset (e.g., the processor 2000) . In some other implementations, the one or more ALUs 2006 may reside external to the processor chipset (e.g., the processor 2000) . One or more ALUs 2006 may perform one or more computations such as addition, subtraction, multiplication, and division on data. For example, one or more ALUs 2006 may receive input operands and an operation code, which determines an operation to be executed. One or more ALUs 2006 be configured with a variety of logical and arithmetic circuits, including adders, subtractors, shifters, and logic gates, to process and manipulate the data according to the operation. Additionally, or alternatively, the one or more ALUs 2006 may support logical operations such as AND, OR, exclusive-OR (XOR) , not-OR (NOR) , and not-AND (NAND) , enabling the one or more ALUs 2006 to handle conditional operations, comparisons, and bitwise operations.
The processor 2000 may support wireless communication in accordance with examples as disclosed herein. The processor 2002 may be configured to or operable to support a means for receiving (i) at least one signal backscattered by a first device based on carrier wave transmission from at least one second device or (ii) information determined based on the at least one backscattered signal by the first device, wherein the at least one backscattered signal is associated with at least one resource allocated to the at least one second device for the carrier wave transmission; and a means for determining, based on the at least one backscattered signal or the information, at least one serving device among the at least one second device for the first device. The processor 2000 may  be configured to or operable to support other means for other implementations of method 2600.
FIG. 21 illustrates a flowchart of a method 2100 that supports transmission optimization in accordance with aspects of the present disclosure. The operations of the method 2100 may be implemented by a first device or its components as described herein. For example, the operations of the method 2100 may be performed by a network entity 102 (e.g. the base station 201) as described herein. In some implementations, the first device may execute a set of instructions to control the function elements of the device to perform the described functions. Additionally, or alternatively, the device may perform aspects of the described functions using special-purpose hardware.
At 2110, the first device 102 receives, from one or more second devices, one or more first transmissions on a first set of configured resources. At 2120, the first device 102 determines whether a usage of the first set of configured resources satisfies a threshold. At 2130, based on determining that the usage of the first set of configured resources satisfies the threshold, the first device 102 transmits to at least one second device: i) a first configuration indicating a second set of configured resources different than the first set of configured resources or ii) a second configuration indicating a set of resources.
FIG. 22 illustrates a flowchart of a method 2200 that supports transmission optimization in accordance with aspects of the present disclosure. The operations of the method 2200 may be implemented by a second device or its components as described herein. For example, the operations of the method 2200 may be performed by the UE 104 or the UE 202 as described herein. In some implementations, the second device may execute a set of instructions to control the function elements of the device to perform the described functions. Additionally, or alternatively, the device may perform aspects of the described functions using special-purpose hardware.
At 2210, the second device 104 transmits, on a set of configured resources, a first data transmission to a first device. At 2220, the second device 104 receives, from the first device, i) a first configuration indicating a second set of configured resources different than the first set of configured resources or ii) a second configuration indicating a set of resources. The first configuration or the second configuration is transmitted based on that a usage of the first set of configured resources satisfies a threshold.
FIG. 23 illustrates a flowchart of a method 2300 that supports transmission optimization in accordance with aspects of the present disclosure. The operations of the method 2300 may be implemented by a first device or its components as described herein. For example, the operations of the method 2300 may be performed by a network entity 102 (e.g. the base station 201) as described herein. In some implementations, the first device may execute a set of instructions to control the function elements of the device to perform the described functions. Additionally, or alternatively, the device may perform aspects of the described functions using special-purpose hardware.
At 2310, the first device 102 transmits configuration information to one or more second devices. The configuration information indicates a first set of resources, a first set of response resources associated with the first set of resources, at least one candidate set of resources and at least one candidate set of response resources associated with the at least one candidate set of resources. At 2320, the first device 120 receives, from the one or more second devices, one or more first transmissions on the first set of resources. At 2330, the first device 102 transmits, on the first set of response resources, at least one first response message for at least one first transmission received on the first set of resources.
FIG. 24 illustrates a flowchart of a method 2400 that supports transmission optimization in accordance with aspects of the present disclosure. The operations of the method 2400 may be implemented by a second device or its components as described herein. For example, the operations of the method 2400 may be performed by the UE 104 or the UE 202 as described herein. In some implementations, the second device may execute a set of instructions to control the function elements of the device to perform the described functions. Additionally, or alternatively, the device may perform aspects of the described functions using special-purpose hardware.
At 2410, the second device 104 receives configuration information from a first device. The configuration information indicates a first set of resources, a first set of response resources associated with the first set of resources, at least one candidate set of resources and at least one candidate set of response resources associated with the at least one candidate set of resources. At 2420, the second device 104 transmits, to the first device, a first transmission on the first set of resources.
FIG. 25 illustrates a flowchart of a method 2500 that supports transmission optimization in accordance with aspects of the present disclosure. The operations of the method 2500 may be implemented by a first device or its components as described herein. For example, the operations of the method 2500 may be performed by a network entity 102 (e.g. the base station 201) as described herein. In some implementations, the first device may execute a set of instructions to control the function elements of the device to perform the described functions. Additionally, or alternatively, the device may perform aspects of the described functions using special-purpose hardware.
At 2510, the first device 102 transmits configuration information to one or more second devices, wherein the configuration information indicates a plurality of sets of resources for the one or more second devices to select for transmitting first transmissions. At 2520, the first device 102 receives, from a second device of the one or more second devices, one or more first transmissions on one or more sets of resources that are selected by the second device from the plurality of sets of resources.
FIG. 26 illustrates a flowchart of a method 2600 that supports transmission optimization in accordance with aspects of the present disclosure. The operations of the method 2600 may be implemented by a second device or its components as described herein. For example, the operations of the method 2600 may be performed by the UE 104 or the UE 202 as described herein. In some implementations, the second device may execute a set of instructions to control the function elements of the device to perform the described functions. Additionally, or alternatively, the device may perform aspects of the described functions using special-purpose hardware.
At 2610, the second device 104 receives configuration information from a first device, wherein the configuration information indicates a plurality of sets of resources for the second device to select for transmitting a first transmission. At 2620, the second device 104 selects one or more sets of resource from the plurality of sets of resources. At 2630, the second device 104 transmits, to the first device, one or more first transmissions on the one or more sets of resource.
It should be noted that the methods described herein describes possible implementations, and that the operations and the steps may be rearranged or otherwise modified and that other implementations are possible. Further, aspects from two or more of the methods may be combined.
The various illustrative blocks and components described in connection with the disclosure herein may be implemented or performed with a general-purpose processor, a DSP, an ASIC, a CPU, an FPGA or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A general-purpose processor may be a microprocessor, but in the alternative, the processor may be any processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices (e.g., a combination of a DSP and a microprocessor, multiple microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.
The functions described herein may be implemented in hardware, software executed by a processor, firmware, or any combination thereof. If implemented in software executed by a processor, the functions may be stored on or transmitted over as one or more instructions or code on a computer-readable medium. Other examples and implementations are within the scope of the disclosure and appended claims. For example, due to the nature of software, functions described herein may be implemented using software executed by a processor, hardware, firmware, hardwiring, or combinations of any of these. Features implementing functions may also be physically located at various positions, including being distributed such that portions of functions are implemented at different physical locations.
Computer-readable media includes both non-transitory computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another. A non-transitory storage medium may be any available medium that may be accessed by a general-purpose or special-purpose computer. By way of example, non-transitory computer-readable media may include RAM, ROM, electrically erasable programmable ROM (EEPROM) , flash memory, compact disk (CD) ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other non-transitory medium that may be used to carry or store desired program code means in the form of instructions or data structures and that may be accessed by a general-purpose or special-purpose computer, or a general-purpose or special-purpose processor.
As used herein, including in the claims, an article “a” before an element is unrestricted and understood to refer to “at least one” of those elements or “one or more” of those elements. The terms “a, ” “at least one, ” “one or more, ” and “at least one of one or more” may be interchangeable. As used herein, including in the claims, “or” as used in a list of items (e.g., a list of items prefaced by a phrase such as “at least one of” or “one or more of” or “one or both of” ) indicates an inclusive list such that, for example, a list of at least one of A, B, or C means A or B or C or AB or AC or BC or ABC (i.e., A and B and C) . Also, as used herein, the phrase “based on” shall not be construed as a reference to a closed set of conditions. For example, an example step that is described as “based on condition A” may be based on both a condition A and a condition B without departing from the scope of the present disclosure. In other words, as used herein, the phrase “based on” shall be construed in the same manner as the phrase “based at least in part on. Further, as used herein, including in the claims, a “set” may include one or more elements.
The description herein is provided to enable a person having ordinary skill in the art to make or use the disclosure. Various modifications to the disclosure will be apparent to a person having ordinary skill in the art, and the generic principles defined herein may be applied to other variations without departing from the scope of the disclosure. Thus, the disclosure is not limited to the examples and designs described herein but is to be accorded the broadest scope consistent with the principles and novel features disclosed herein.

Claims (20)

  1. A first device comprising:
    at least one memory; and
    at least one processor coupled with the at least one memory and configured to cause the first device to:
    receive, from one or more second devices, one or more first transmissions on a first set of configured resources;
    determine whether a usage of the first set of configured resources satisfies a threshold;
    based on determining that the usage of the first set of configured resources satisfies the threshold, transmit to at least one second device: i) a first configuration indicating a second set of configured resources different than the first set of configured resources or ii) a second configuration indicating a set of resources.
  2. The first device of claim 1, wherein the at least one processor is further configured to cause the first device to:
    receive, from the one or more second devices, the one or more first transmissions on the second set of configured resources; or
    receive, from the one or more second devices, one or more first transmissions on a combination resource set comprising the first set of configured resources and the set of resources.
  3. The first device of claim 1 or 2, wherein the at least one processor is further configured to cause the first device to:
    detect a first usage of a first number of resources of the first set of configured resources or a second usage of a second number of resources of the first set of configured resources, wherein the first usage is indicative of the first number of resources being used, and wherein the second usage is indicative of the second number of resources being unused;
    determine a usage ratio or a non-usage ratio based on the first set of configured resources and at least one of the first number of resources or the second number of resources; and
    perform a first comparison between the usage ratio and a first threshold or a second comparison between the non-usage ratio and a second threshold, wherein the first threshold and the second threshold are configurable,
    wherein to determine whether the usage of the first set of configured resources satisfies the threshold is based on one or more of the first comparison or the second comparison.
  4. The first device of claim 3, wherein the at least one processor is further configured to cause the first device to:
    based on that the usage ratio is greater than or equal to the first threshold or the non-usage ratio is less than or equal to the second threshold, determine that the usage of first set of configured resources satisfies the threshold.
  5. The first device of claim 3 or 4, wherein the at least one processor is further configured to cause the first device to:
    detect a corresponding usage of at least one resource based on an energy level or a power level associated with the at least one resource, or
    detect that the corresponding usage of the at least one resource based in part on at least one first transmission of the one or more first transmissions.
  6. The first device of any of claims 1 to 5, wherein the at least one processor is further configured to cause the first device to:
    transmit a mapping configuration to the one or more second devices,
    wherein the mapping configuration indicates a plurality of association relationships between a plurality of response resources and a plurality of resources of the first set of configured resources, the second set of configured resources, or a combination resource set comprising the first set of configured resources and the set of resources.
  7. The first device of claim 6, wherein the at least one processor is further configured to cause the first device to:
    transmit a response message for at least one first transmission on a response resource associated with a resource for the at least one first transmission.
  8. The first device of claim 6 or 7, wherein the response resource is within a respective time window that is associated with the one of the following:
    the first set of configured resource,
    the second set of configured resources, or
    the combination resource set comprising the first set of configured resources and the set of resources.
  9. The first device of claim 6 or 7, wherein:
    resources in the plurality of resources are multiplexed in a time domain, a frequency domain and a code domain,
    a first resource of the plurality of resources is associated with a first response resource, and a second resource of the plurality of resources is associated with a second response resource, and
    the first response resource is different from the second response resource in the time domain, or the first response resource is different from the second response resource by the time domain and the frequency domain.
  10. The first device of claim 6 or 7, wherein:
    resources in the plurality of resources are multiplexed in a time domain and a frequency domain;
    a third resource of the plurality of resources is associated with a third response resource, and a fourth resource of the plurality of resources is associated with a fourth response resource, and
    the third response resource is different from the fourth response resource by the time domain and the frequency domain.
  11. The first device of claim 6 or 7, wherein:
    resources in the plurality of resources are multiplexed in a time domain and a code domain;
    a fifth resource of the plurality of resources is associated with a fifth response resource, and a sixth resource of the plurality of resources is associated with a sixth response resource, and
    the fifth response resource is different from the sixth response resource by the time domain.
  12. The first device of any of claims 6 to 11, wherein the mapping configuration is comprised in at least one of third configuration that indicates the first set of configured resources, the first configuration, or the second configuration.
  13. The first device of any of claim 6-12, wherein:
    a resource of the plurality of resources is identified by a code multiplexed index, a frequency multiplexed index and a time multiplexed index; and
    the mapping configuration comprises a reference time interval offset value and a plurality of index offset values, for determining, in the plurality of response resources, an index of a response resource associated with the resource,
    the reference time interval offset value indicates an offset between a first reference time position of the plurality of resources and a second reference time position of the plurality of response resources, and
    an index offset value of the plurality of index offset values is associated with the number of code multiplexed indexes, the number of the frequency multiplexed indexes and the number of the time multiplexed indexes.
  14. The first device of any of claims 1 to 13, wherein at least one of the following:
    the first device comprises a network device or a relay/repeater device providing a network access for the one or more other devices, user equipment or terminal devices,
    the second device comprises an ambient internet of things (IoT) device, and
    the first transmission comprises an uplink transmission or a sidelink transmission.
  15. The first device of any of claims 1 to 14, wherein the first device is further caused to:
    transmit a synchronization message to the one or more other devices; and
    transmit third configuration that indicates the first set of configured resources.
  16. A second device comprising:
    at least one memory; and
    at least one processor coupled with the at least one memory and configured to cause the second device to:
    transmit, on a set of configured resources, a first data transmission to a first device;
    receive, from the first device, i) a first configuration indicating a second set of configured resources different than the first set of configured resources or ii) a second configuration indicating a set of resources,
    wherein the first configuration or the second configuration is transmitted based on that a usage of the first set of configured resources satisfies a threshold.
  17. A first device comprising:
    at least one memory; and
    at least one processor coupled with the at least one memory and configured to cause the first device to:
    transmit configuration information to one or more second devices,
    wherein the configuration information indicates a first set of resources, a first set of response resources associated with the first set of resources, at least one candidate set of resources and at least one candidate set of response resources associated with the at least one candidate set of resources;
    receive, from the one or more second devices, one or more first transmissions on the first set of resources; and
    transmit, on the first set of response resources, at least one first response message for at least one first transmission received on the first set of resources.
  18. The first device of claim 17, wherein the at least one processor is further configured to cause the first device to:
    receive, from a second device of the one or more second devices, the first transmission on the at least one candidate set of resources, wherein the second device receives no first response message on the first set of response resources; and
    transmit, on the at least one candidate set of response resources, the first response message for the first transmission to the second device.
  19. A first device comprising:
    at least one memory; and
    at least one processor coupled with the at least one memory and configured to cause the first device to:
    transmit configuration information to one or more second devices, wherein the configuration information indicates a plurality of sets of resources for the one or more second devices to select for transmitting first transmissions; and
    receive, from a second device of the one or more second devices, one or more first transmissions on one or more sets of resources that are selected by the second device from the plurality of sets of resources.
  20. The first device of claim 19, wherein the configuration information further indicates a set of response resources associated with the plurality sets of resources, and the first device is further caused to:
    transmit, to the second device, a response message for the received one or more first transmissions on the set of response resources.
PCT/CN2024/073803 2024-01-24 2024-01-24 TRANSMISSION OPTIMIZATION IN INTERNET OF THINGS (IoT) SYSTEM Pending WO2024234723A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/CN2024/073803 WO2024234723A1 (en) 2024-01-24 2024-01-24 TRANSMISSION OPTIMIZATION IN INTERNET OF THINGS (IoT) SYSTEM

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2024/073803 WO2024234723A1 (en) 2024-01-24 2024-01-24 TRANSMISSION OPTIMIZATION IN INTERNET OF THINGS (IoT) SYSTEM

Publications (1)

Publication Number Publication Date
WO2024234723A1 true WO2024234723A1 (en) 2024-11-21

Family

ID=93518628

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2024/073803 Pending WO2024234723A1 (en) 2024-01-24 2024-01-24 TRANSMISSION OPTIMIZATION IN INTERNET OF THINGS (IoT) SYSTEM

Country Status (1)

Country Link
WO (1) WO2024234723A1 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160174122A1 (en) * 2014-12-12 2016-06-16 Telefonaktiebolaget L M Ericsson (Publ) Transport format for communications
CN108633008A (en) * 2017-03-20 2018-10-09 电信科学技术研究院 A kind of method and relevant device carrying out fleet's resource distribution
US20190021019A1 (en) * 2016-01-14 2019-01-17 Lg Electronics Inc. Method for measuring and reporting d2d resource in wireless communication system, and apparatus therefor
US20200236654A1 (en) * 2019-01-18 2020-07-23 Lg Electronics Inc. Flexible resource configuration for nr v2x unicast
WO2024011615A1 (en) * 2022-07-15 2024-01-18 Zte Corporation Systems and methods for managing sidelink communications

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160174122A1 (en) * 2014-12-12 2016-06-16 Telefonaktiebolaget L M Ericsson (Publ) Transport format for communications
US20190021019A1 (en) * 2016-01-14 2019-01-17 Lg Electronics Inc. Method for measuring and reporting d2d resource in wireless communication system, and apparatus therefor
CN108633008A (en) * 2017-03-20 2018-10-09 电信科学技术研究院 A kind of method and relevant device carrying out fleet's resource distribution
US20200236654A1 (en) * 2019-01-18 2020-07-23 Lg Electronics Inc. Flexible resource configuration for nr v2x unicast
WO2024011615A1 (en) * 2022-07-15 2024-01-18 Zte Corporation Systems and methods for managing sidelink communications

Similar Documents

Publication Publication Date Title
WO2024239666A1 (en) Carrier wave transmission
WO2025156694A1 (en) Multiple paging messages for aiot device
WO2024234723A1 (en) TRANSMISSION OPTIMIZATION IN INTERNET OF THINGS (IoT) SYSTEM
WO2025097780A1 (en) Transmission of information bits
WO2025097797A1 (en) Repetition transmissions
WO2024239726A1 (en) Random access for devices
WO2024250732A1 (en) Command for ambient iot system
WO2025189793A1 (en) Sideband modulation of a-iot device
WO2025030973A1 (en) Access occasion determination
WO2025167140A1 (en) Access stratum id of device
WO2025123717A1 (en) Re-access for a-iot system
WO2024255285A1 (en) Frequency reporting for carrier wave reception and backscattering transmission
WO2025123723A1 (en) Random access procedure
WO2025107692A1 (en) Interference measurement in a-iot system
WO2025167149A1 (en) Transmission triggering procedure in a-iot system
WO2024198635A1 (en) Resource allocation for backscattered communication system
WO2025123687A1 (en) Interference measurement and reporting in a-iot system
WO2025097839A1 (en) Mac pdu structure in a-iot system
WO2024239676A1 (en) Methods and apparatuses for downlink and uplink transmission forambient internet of things (iot) communication
WO2025167139A1 (en) Energy reporting
WO2025161471A1 (en) Msg3 transmission for random access
WO2025145568A1 (en) Resource determination for transmission
WO2025035788A1 (en) Command for a-iot system
WO2024244500A1 (en) Devices and methods of communication
WO2025055355A1 (en) OPERATION RELATED TO AMIBIENT INTERNET OF THINGS (IoT) DEVICE

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 24806087

Country of ref document: EP

Kind code of ref document: A1