WO2024260544A1 - Récepteur de faible puissance à corrélation de séquence longue - Google Patents
Récepteur de faible puissance à corrélation de séquence longue Download PDFInfo
- Publication number
- WO2024260544A1 WO2024260544A1 PCT/EP2023/066636 EP2023066636W WO2024260544A1 WO 2024260544 A1 WO2024260544 A1 WO 2024260544A1 EP 2023066636 W EP2023066636 W EP 2023066636W WO 2024260544 A1 WO2024260544 A1 WO 2024260544A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- correlation
- peak
- reference clock
- frequency
- successive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W56/00—Synchronisation arrangements
- H04W56/0035—Synchronisation arrangements detecting errors in frequency or phase
Definitions
- the present disclosure relates to wireless communications, and in particular, to low power receivers with long sequence correlation.
- the Third Generation Partnership Project (3GPP) has developed and is developing standards for Fourth Generation (4G) (also referred to as Long Term Evolution (LTE)) and Fifth Generation (5G) (also referred to as New Radio (NR)) wireless communication systems. Such systems provide, among other features, broadband communication between network nodes, such as base stations, and mobile wireless devices (WD), as well as communication between network nodes and between WDs.
- 4G Fourth Generation
- 5G Fifth Generation
- NR New Radio
- Such systems provide, among other features, broadband communication between network nodes, such as base stations, and mobile wireless devices (WD), as well as communication between network nodes and between WDs.
- the 3GPP is also developing standards for Sixth Generation (6G) wireless communication networks.
- a wireless device e.g., 3GPP WD
- the WD is configured to go to an idle/inactive mode when there is no downlink (DL) or uplink (UL) data traffic to or from the WD.
- the WD is configured to wake up for a Discontinuous Reception (DRX) cycle to receive paging information transmitted from a radio node.
- DRX Discontinuous Reception
- the WD performs frequency synchronization to correct the frequency drift of its clock system so that its local oscillator (LO) frequency is tuned to align with the carrier frequency transmitted from the radio node.
- the radio node may be a base station, an access point (AP) or another WD.
- the NR WD When waking up from an idle/inactive state, the NR WD performs frequency synchronization by using Synchronization Signal Block (SSB) signaling.
- SSB Synchronization Signal Block
- BW bandwidth
- a WD detects the reference signals, calculates a phase shift between two successive reference blocks to estimate frequency error, and adjusts its local Crystal Oscillator (XO) frequency or Phase-Locked Loop (PLL) frequency divider.
- XO local Crystal Oscillator
- PLL Phase-Locked Loop
- Some embodiments advantageously provide methods, systems, and apparatuses for low power receivers with long sequence correlation.
- Some embodiments include a method to reduce the WD energy overhead for frequency synchronization, using a dedicated low power receiver performing coherent correlations of a long periodic modulation sequence for frequency tracking and/or correction.
- Application of some embodiments allows freedom of choice of modulations schemes.
- a radio node continuously transmits a sequence with very narrow bandwidth (BW) and a periodic pattern with a known period (e.g., amplitude modulation such as On-Off Keying (OOK) modulation).
- BW very narrow bandwidth
- OOK On-Off Keying
- a low power receiver generates a signal with a local oscillator (LO) frequency via a low-power free-running oscillator (e.g., ring oscillator), and performs frequency down-conversion to an uncertain intermediate frequency (IF).
- LO local oscillator
- ring oscillator e.g., ring oscillator
- IF uncertain intermediate frequency
- the frequency of the IF signal is uncertain as the oscillator is free-running, and hence the frequency synchronization may advantageously be based on the signal modulation pattern, rather than the frequency of the IF signal.
- the reference clock runs continuously and provides a clock edge for each period of the modulation when the frequencies are synchronized.
- the mm-wave and analog parts of the receiver may be duty cycled, but the reference clock and correlator clock run continuously in some embodiments, so that correlations may be performed and compared coherently with the transmitted waveform. High accuracy may be achieved for long and uninterrupted operation, and comparisons may be performed for correlations over shorter time intervals centered at different points in time.
- correlation may be performed over a window size equal to the modulation period.
- the length of each correlation may be made long enough so the correlation peak is clearly found.
- the low power receiver starts with short correlations, and increases the correlation length as may be necessary.
- longer correlations may also be performed around it to clearly resolve the location.
- the peak location may be compared to the clock edge generated at the rate of the modulation period.
- the frequency error may be estimated by the movement of the peak and its direction, and the time between measurements.
- the reference clock such as a crystal oscillator, may then be tuned to reduce the frequency drift. In some embodiments, after some iterations, the drift is minimized, and the frequency error between the clocks of the radio node and the WD is also minimized. Since during operation of the main receiver, all frequencies are related to the reference clocks, by using PLLs, the mm-wave frequencies of the carriers may match with high accuracy.
- the power consumption may be very low, while performing the frequency correction.
- the reference clock and some digital logic clocked by the reference clock may be the only circuit parts that must be on for the entire measurement session, in some embodiments.
- the mm- wave and analog parts may be duty cycled, and no power-hungry PLL is needed.
- the low power frequency correction circuits disclosed herein may be always-on or operate with higher duty cycle than the WD wakeup duty cycle. This means less energy consumption for frequency correction and lower time latency for WD wakeup.
- Some embodiments may be applicable to configure a WD and a low power receiver of the WD to perform RF carrier frequency tracking and correction with very low energy consumption.
- power consumption for WD frequency synchronization is moved from the low power WD to the less power constrained radio node.
- a method in a receiver configured to operate in a wireless device, WD, the WD having a main transceiver with a reference clock.
- the method includes receiving from a radio node a signal having a repeating modulation pattern.
- the method also includes successively correlating the received signal with a reference pattern over successive correlation windows, each correlation being clocked by the reference clock of the main transceiver.
- the method further includes determining a frequency offset based at least in part on a movement of a peak of the correlations over successive correlations.
- the method also includes adjusting the reference clock of the main transceiver based at least in part on the frequency offset.
- the successive correlation windows vary in duration from a modulation period of the repeating modulation pattern for a first correlation, a time between successive correlation windows being increased when the frequency offset decreases and being decreased when the frequency offset increases.
- a time duration of a correlation window of the successive correlation windows decreases when a signal to noise ratio, SNR, of the received signal increases, the time duration of the correlation window not being less than a modulation period of the repeating modulation pattern.
- the repeating modulation pattern is an amplitude modulation pattern.
- a sampling rate in a correlation window of the successive correlation windows is selected to have a resolution that is higher than a chip period of the repeating modulation pattern.
- the method includes adjusting durations of successive correlation windows until a correlation peak is resolved, followed by decreasing durations of successive correlations windows around the correlation peak as a signal to noise ratio, SNR, of the received signal increases.
- the method includes operating the receiver while the main transceiver of the WD is in a low power state.
- a duration of a correlation window is based at least in part a quality of the received signal.
- a frequency of the reference clock of the main transceiver of the WD is decreased when a first time of a first peak of a first correlation is later than a second time of a second peak of a previous correlation and the frequency of the reference clock of the main transceiver of the WD is increased when the first time of the first peak of the first correlation is earlier than the second time of the second peak of the previous correlation.
- an amount of one of an increase and a decrease in the frequency of the reference clock is based at least in part on a time between the first peak and the second peak.
- an amount of one of an increase and a decrease in the frequency of the reference clock is based at least in part on a time between successive correlation windows of the successive correlation windows.
- the method includes mixing the received signal with a free-running oscillator signal to produce a mixed signal at an intermediate frequency prior to correlating an envelope of the mixed signal with the reference pattern. In some embodiments, the method includes placing the receiver in an idle mode between successive correlations.
- a low power receiver configured to operate in a wireless device, WD.
- the WD has a main transceiver with a reference clock.
- the low power receiver includes a radio interface configured to receive from a radio node a signal having a repeating modulation pattern.
- the low power receiver also includes processing circuitry in communication with the radio interface and configured to: successively correlate the received signal with a reference pattern over successive correlation windows, each correlation being clocked by the reference clock of the main transceiver; determine a frequency offset based at least in part on a movement of a peak of the correlations over successive correlations; and adjust the reference clock of the main transceiver based at least in part on the frequency offset.
- the successive correlation windows vary in duration from a modulation period of the repeating modulation pattern for a first correlation, a time between successive correlation windows being increased when the frequency offset decreases and being decreased when the frequency offset increases.
- a time duration of a correlation window of the successive correlation windows decreases when a signal to noise ratio, SNR, of the received signal increases, the time duration of the correlation window not being less than a modulation period of the repeating modulation pattern.
- the repeating modulation pattern is an amplitude modulation pattern.
- a sampling rate in a correlation window of the successive correlation windows is selected to provide a resolution that is higher than a chip period of the repeating modulation pattern.
- the processing circuitry is further configured to adjust durations of successive correlation windows until a correlation peak is resolved, and to then decrease durations of successive correlations windows around the correlation peak as a signal to noise ratio, SNR, of the received signal increases.
- the processing circuitry is further configured to operate the receiver while the main transceiver of the WD is in a low power state.
- a duration of a correlation window is based at least in part a quality of the received signal.
- a frequency of the reference clock of the main transceiver of the WD is decreased when a first time of a first peak of a first correlation is later than a second time of a second peak of a previous correlation and the frequency of the reference clock of the main transceiver of the WD is increased when the first time of the first peak of the first correlation is earlier than the second time of the second peak of the previous correlation.
- an amount of one of an increase and a decrease in the frequency of the reference clock is based at least in part on a time between the first peak and the second peak.
- an amount of one of an increase and a decrease in the frequency of the reference clock is based at least in part on a time between successive correlation windows of the successive correlation windows.
- a method in a wireless device, WD configured to communicate with a radio node.
- the WD includes a main transceiver and a low power receiver.
- the method includes receiving by the receiver from the radio node a signal having a repeating modulation pattern.
- the method also includes successively correlating the received signal with a reference pattern over successive correlation windows, each correlation being clocked by a reference clock of the main transceiver.
- the method also includes determine a frequency offset based at least in part on a movement of a peak of the correlations over successive correlations.
- the method also includes adjusting a reference clock of the main transceiver based at least in part on the frequency offset.
- the method includes operating the receiver while the main transceiver is in a low power state.
- a frequency of the reference clock of the main transceiver of the WD is decreased when a first time of a first peak of a first correlation is later than a second time of a second peak of a previous correlation and the frequency of the reference clock of the main transceiver of the WD is increased when the first time of the first peak of the first correlation is earlier than the second time of the second peak of the previous correlation.
- an amount of one of an increase and a decrease in the frequency of the reference clock is based at least in part on a time between the first peak and the second peak.
- an amount of one of an increase and a decrease in the frequency of the reference clock is based at least in part on a time between successive correlation windows of the successive correlation windows.
- the method includes mixing the received signal with a free-running oscillator signal to produce a mixed signal at an intermediate frequency prior to correlating the mixed signal with the reference pattern.
- the method includes operating the receiver in an idle mode between successive correlations.
- a wireless device configured to communicate with a radio node.
- the WD includes a main transceiver including a reference clock, and a receiver configured to: receive from the radio node a signal having a repeating modulation pattern; successively correlate the received signal with a reference pattern over successive correlation windows, each correlation being clocked by the reference clock of the main transceiver; determine a frequency offset based at least in part on a movement of a peak of the correlations over successive correlations; and adjust the reference clock of the main transceiver based at least in part on the frequency offset.
- the receiver is configured to operate while the main transceiver of the WD is in a low power state.
- a frequency of the reference clock of the main transceiver of the WD is decreased when a first time of a first peak of a first correlation is later than a second time of a second peak of a previous correlation and the frequency of the reference clock of the main transceiver of the WD is increased when the first time of the first peak of the first correlation is earlier than the second time of the second peak of the previous correlation.
- an amount of one of an increase and a decrease in the frequency of the reference clock is based at least in part on a time between the first peak and the second peak.
- an amount of one of an increase and a decrease in the frequency of the reference clock is based at least in part on a time between successive correlation windows of the successive correlation windows.
- the WD includes a free-running oscillator configured to produce an oscillator signal and a mixer configured to mix the received signal with the oscillator signal to produce a mixed signal at an intermediate frequency prior to correlating the mixed signal with the reference pattern.
- the receiver is configured to operate in an idle mode between successive correlations.
- FIG. l is a schematic diagram of an example network architecture illustrating a communication system connected via an intermediate network to a host computer according to the principles in the present disclosure
- FIG. 2 is a block diagram of a host computer communicating via a network node with a wireless device over an at least partially wireless connection according to some embodiments of the present disclosure
- FIG. 3 is a flowchart illustrating example methods implemented in a communication system including a host computer, a network node and a wireless device for executing a client application at a wireless device according to some embodiments of the present disclosure
- FIG. 4 is a flowchart illustrating example methods implemented in a communication system including a host computer, a network node and a wireless device for receiving user data at a wireless device according to some embodiments of the present disclosure
- FIG. 5 is a flowchart illustrating example methods implemented in a communication system including a host computer, a network node and a wireless device for receiving user data from the wireless device at a host computer according to some embodiments of the present disclosure
- FIG. 6 is a flowchart illustrating example methods implemented in a communication system including a host computer, a network node and a wireless device for receiving user data at a host computer according to some embodiments of the present disclosure
- FIG. 7 is a flowchart of an example process in a receiver (a low power receiver) with long sequence correlation
- FIG. 8 is a flowchart of an example process in a wireless device with long sequence correlation
- FIG. 9 is a block diagram of three components of an example radio interface of a wireless device WD configured according to principles disclosed herein;
- FIG. 10 is a block diagram of an example of a low power receiver constructed in accordance with principles disclosed herein.
- FIG. 11 is a flowchart of another example process in a WD for compensating for frequency drift.
- relational terms such as “first” and “second,” “top” and “bottom,” and the like, may be used solely to distinguish one entity or element from another entity or element without necessarily requiring or implying any physical or logical relationship or order between such entities or elements.
- the terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the concepts described herein.
- the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise.
- the joining term, “in communication with” and the like may be used to indicate electrical or data communication, which may be accomplished by physical contact, induction, electromagnetic radiation, radio signaling, infrared signaling or optical signaling, for example.
- electrical or data communication may be accomplished by physical contact, induction, electromagnetic radiation, radio signaling, infrared signaling or optical signaling, for example.
- Coupled may be used herein to indicate a connection, although not necessarily directly, and may include wired and/or wireless connections.
- network node may be any kind of network node comprised in a radio network which may further comprise any of base station (BS), radio base station, base transceiver station (BTS), base station controller (BSC), radio network controller (RNC), g Node B (gNB), evolved Node B (eNB or eNodeB), Node B, multi-standard radio (MSR) radio node such as MSR BS, multi-cell/multicast coordination entity (MCE), integrated access and backhaul (IAB) node, relay node, donor node controlling relay, radio access point (AP), transmission points, transmission nodes, Remote Radio Unit (RRU) Remote Radio Head (RRH), a core network node (e.g., mobile management entity (MME), self-organizing network (SON) node, a coordinating node, positioning node, MDT node, etc.), an external node (e.g., 3rd party node, a node external to the current network), nodes in distributed antenna system (
- BS base station
- wireless device or a user equipment (WD) are used interchangeably.
- the WD herein may be any type of wireless device capable of communicating with a network node or another WD over radio signals, such as wireless device (WD).
- the WD may also be a radio communication device, target device, device to device (D2D) WD, machine type WD or WD capable of machine to machine communication (M2M), low-cost and/or low-complexity WD, a sensor equipped with WD, Tablet, mobile terminals, smart phone, laptop embedded equipped (LEE), laptop mounted equipment (LME), USB dongles, Customer Premises Equipment (CPE), an Internet of Things (loT) device, or a Narrowband loT (NB-IOT) device, etc.
- D2D device to device
- M2M machine to machine communication
- M2M machine to machine communication
- Tablet mobile terminals
- smart phone laptop embedded equipped (LEE), laptop mounted equipment (LME), USB dongles
- CPE Customer Premises Equipment
- LME Customer Premises Equipment
- NB-IOT Narrowband loT
- radio network node may be any kind of a radio network node which may comprise any of base station, radio base station, base transceiver station, base station controller, network controller, RNC, evolved Node B (eNB), Node B, gNB, Multi-cell/multicast Coordination Entity (MCE), IAB node, relay node, access point, radio access point, Remote Radio Unit (RRU) Remote Radio Head (RRH).
- RNC evolved Node B
- MCE Multi-cell/multicast Coordination Entity
- IAB node Multi-cell/multicast Coordination Entity
- RRU Remote Radio Unit
- RRH Remote Radio Head
- the term “radio node” may refer to a network node and may refer to a WD.
- WCDMA Wide Band Code Division Multiple Access
- WiMax Worldwide Interoperability for Microwave Access
- UMB Ultra Mobile Broadband
- GSM Global System for Mobile Communications
- functions described herein as being performed by a wireless device or a network node may be distributed over a plurality of wireless devices and/or network nodes.
- the functions of the network node and wireless device described herein are not limited to performance by a single physical device and, in fact, may be distributed among several physical devices.
- low power receiver refers to a receiver in a WD that is in addition to the main receiver of the WD and is configured with less processing power, fewer components and lower energy consumption than the main receiver.
- a low power receiver also performs fewer than all the functions performed by the main receiver.
- FIG. 1 a schematic diagram of a communication system 10, according to an embodiment, such as a 3 GPP -type cellular network that may support standards such as LTE and/or NR (5G), which comprises an access network 12, such as a radio access network, and a core network 14.
- the access network 12 comprises a plurality of network nodes 16a, 16b, 16c (referred to collectively as network nodes 16), such as NBs, eNBs, gNBs or other types of wireless access points, each defining a corresponding coverage area 18a, 18b, 18c (referred to collectively as coverage areas 18).
- Each network node 16a, 16b, 16c is connectable to the core network 14 over a wired or wireless connection 20.
- a first wireless device (WD) 22a located in coverage area 18a is configured to wirelessly connect to, or be paged by, the corresponding network node 16a.
- a second WD 22b in coverage area 18b is wirelessly connectable to the corresponding network node 16b. While a plurality of WDs 22a, 22b (collectively referred to as wireless devices 22) are illustrated in this example, the disclosed embodiments are equally applicable to a situation where a sole WD is in the coverage area or where a sole WD is connecting to the corresponding network node 16. Note that although only two WDs 22 and three network nodes 16 are shown for convenience, the communication system may include many more WDs 22 and network nodes 16.
- a WD 22 may be in simultaneous communication and/or configured to separately communicate with more than one network node 16 and more than one type of network node 16.
- a WD 22 may have dual connectivity with a network node 16 that supports LTE and the same or a different network node 16 that supports NR.
- WD 22 may be in communication with an eNB for LTEZE-UTRAN and a gNB for NR/NG-RAN.
- a WD 22a may be configured to communicate with another WD 22b via of sidelink communications.
- the communication system 10 may itself be connected to a host computer 24, which may be embodied in the hardware and/or software of a standalone server, a cloud-implemented server, a distributed server or as processing resources in a server farm.
- the host computer 24 may be under the ownership or control of a service provider, or may be operated by the service provider or on behalf of the service provider.
- the connections 26, 28 between the communication system 10 and the host computer 24 may extend directly from the core network 14 to the host computer 24 or may extend via an optional intermediate network 30.
- the intermediate network 30 may be one of, or a combination of more than one of, a public, private or hosted network.
- the intermediate network 30, if any, may be a backbone network or the Internet.
- the intermediate network 30 may comprise two or more subnetworks (not shown).
- the communication system of FIG. 1 as a whole enables connectivity between one of the connected WDs 22a, 22b and the host computer 24.
- the connectivity may be described as an over-the-top (OTT) connection.
- the host computer 24 and the connected WDs 22a, 22b are configured to communicate data and/or signaling via the OTT connection, using the access network 12, the core network 14, any intermediate network 30 and possible further infrastructure (not shown) as intermediaries.
- the OTT connection may be transparent in the sense that at least some of the participating communication devices through which the OTT connection passes are unaware of routing of uplink and downlink communications.
- a network node 16 may not or need not be informed about the past routing of an incoming downlink communication with data originating from a host computer 24 to be forwarded (e.g., handed over) to a connected WD 22a. Similarly, the network node 16 need not be aware of the future routing of an outgoing uplink communication originating from the WD 22a towards the host computer 24.
- a wireless device 22 is configured to include a low power receiver 24 which is configured to determine a frequency offset based at least in part on a movement of a peak of the correlations over successive correlations of the received signal with a reference pattern over successive correlations.
- a host computer 24 comprises hardware (HW) 38 including a communication interface 40 configured to set up and maintain a wired or wireless connection with an interface of a different communication device of the communication system 10.
- the host computer 24 further comprises processing circuitry 42, which may have storage and/or processing capabilities.
- the processing circuitry 42 may include a processor 44 and memory 46.
- the processing circuitry 42 may comprise integrated circuitry for processing and/or control, e.g., one or more processors and/or processor cores and/or FPGAs (Field Programmable Gate Array) and/or ASICs (Application Specific Integrated Circuitry) adapted to execute instructions.
- processors and/or processor cores and/or FPGAs Field Programmable Gate Array
- ASICs Application Specific Integrated Circuitry
- the processor 44 may be configured to access (e.g., write to and/or read from) memory 46, which may comprise any kind of volatile and/or nonvolatile memory, e.g., cache and/or buffer memory and/or RAM (Random Access Memory) and/or ROM (Read-Only Memory) and/or optical memory and/or EPROM (Erasable Programmable Read-Only Memory).
- memory 46 may comprise any kind of volatile and/or nonvolatile memory, e.g., cache and/or buffer memory and/or RAM (Random Access Memory) and/or ROM (Read-Only Memory) and/or optical memory and/or EPROM (Erasable Programmable Read-Only Memory).
- Processing circuitry 42 may be configured to control any of the methods and/or processes described herein and/or to cause such methods, and/or processes to be performed, e.g., by host computer 24.
- Processor 44 corresponds to one or more processors 44 for performing host computer 24 functions described herein.
- the host computer 24 includes memory 46 that is configured to store data, programmatic software code and/or other information described herein.
- the software 48 and/or the host application 50 may include instructions that, when executed by the processor 44 and/or processing circuitry 42, causes the processor 44 and/or processing circuitry 42 to perform the processes described herein with respect to host computer 24.
- the instructions may be software associated with the host computer 24.
- the software 48 may be executable by the processing circuitry 42.
- the software 48 includes a host application 50.
- the host application 50 may be operable to provide a service to a remote user, such as a WD 22 connecting via an OTT connection 52 terminating at the WD 22 and the host computer 24.
- the host application 50 may provide user data which is transmitted using the OTT connection 52.
- the “user data” may be data and information described herein as implementing the described functionality.
- the host computer 24 may be configured for providing control and functionality to a service provider and may be operated by the service provider or on behalf of the service provider.
- the processing circuitry 42 of the host computer 24 may enable the host computer 24 to observe, monitor, control, transmit to and/or receive from the network node 16 and or the wireless device 22.
- the communication system 10 further includes a network node 16 provided in a communication system 10 and including hardware 58 enabling it to communicate with the host computer 24 and with the WD 22.
- the hardware 58 may include a communication interface 60 for setting up and maintaining a wired or wireless connection with an interface of a different communication device of the communication system 10, as well as a radio interface 62 for setting up and maintaining at least a wireless connection 64 with a WD 22 located in a coverage area 18 served by the network node 16.
- the radio interface 62 may be formed as or may include, for example, one or more RF transmitters, one or more RF receivers, and/or one or more RF transceivers.
- the communication interface 60 may be configured to facilitate a connection 66 to the host computer 24.
- the connection 66 may be direct or it may pass through a core network 14 of the communication system 10 and/or through one or more intermediate networks 30 outside the communication system 10.
- the hardware 58 of the network node 16 further includes processing circuitry 68.
- the processing circuitry 68 may include a processor 70 and a memory 72.
- the processing circuitry 68 may comprise integrated circuitry for processing and/or control, e.g., one or more processors and/or processor cores and/or FPGAs (Field Programmable Gate Array) and/or ASICs (Application Specific Integrated Circuitry) adapted to execute instructions.
- FPGAs Field Programmable Gate Array
- ASICs Application Specific Integrated Circuitry
- the processor 70 may be configured to access (e.g., write to and/or read from) the memory 72, which may comprise any kind of volatile and/or nonvolatile memory, e.g., cache and/or buffer memory and/or RAM (Random Access Memory) and/or ROM (Read-Only Memory) and/or optical memory and/or EPROM (Erasable Programmable Read-Only Memory).
- volatile and/or nonvolatile memory e.g., cache and/or buffer memory and/or RAM (Random Access Memory) and/or ROM (Read-Only Memory) and/or optical memory and/or EPROM (Erasable Programmable Read-Only Memory).
- the network node 16 further has software 74 stored internally in, for example, memory 72, or stored in external memory (e.g., database, storage array, network storage device, etc.) accessible by the network node 16 via an external connection.
- the software 74 may be executable by the processing circuitry 68.
- the processing circuitry 68 may be configured to control any of the methods and/or processes described herein and/or to cause such methods, and/or processes to be performed, e.g., by network node 16.
- Processor 70 corresponds to one or more processors 70 for performing network node 16 functions described herein.
- the memory 72 is configured to store data, programmatic software code and/or other information described herein.
- the software 74 may include instructions that, when executed by the processor 70 and/or processing circuitry 68, causes the processor 70 and/or processing circuitry 68 to perform the processes described herein with respect to network node 16.
- the communication system 10 further includes the WD 22 already referred to.
- the WD 22 may have hardware 80 that may include a radio interface 82 configured to set up and maintain a wireless connection 64 with a network node 16 serving a coverage area 18 in which the WD 22 is currently located.
- the radio interface 82 may be formed as or may include, for example, one or more RF transmitters, one or more RF receivers, and/or one or more RF transceivers.
- the radio interface 82 may be configured to include a low power receiver 34 in addition to a main transceiver 36.
- the hardware 80 of the WD 22 further includes processing circuitry 84.
- the processing circuitry 84 may include a processor 86 and memory 88.
- the processing circuitry 84 may comprise integrated circuitry for processing and/or control, e.g., one or more processors and/or processor cores and/or FPGAs (Field Programmable Gate Array) and/or ASICs (Application Specific Integrated Circuitry) adapted to execute instructions.
- the processor 86 may be configured to access (e.g., write to and/or read from) memory 88, which may comprise any kind of volatile and/or nonvolatile memory, e.g., cache and/or buffer memory and/or RAM (Random Access Memory) and/or ROM (Read-Only Memory) and/or optical memory and/or EPROM (Erasable Programmable Read-Only Memory).
- memory 88 may comprise any kind of volatile and/or nonvolatile memory, e.g., cache and/or buffer memory and/or RAM (Random Access Memory) and/or ROM (Read-Only Memory) and/or optical memory and/or EPROM (Erasable Programmable Read-Only Memory).
- the WD 22 may further comprise software 90, which is stored in, for example, memory 88 at the WD 22, or stored in external memory (e.g., database, storage array, network storage device, etc.) accessible by the WD 22.
- the software 90 may be executable by the processing circuitry 84.
- the software 90 may include a client application 92.
- the client application 92 may be operable to provide a service to a human or non-human user via the WD 22, with the support of the host computer 24.
- an executing host application 50 may communicate with the executing client application 92 via the OTT connection 52 terminating at the WD 22 and the host computer 24.
- the client application 92 may receive request data from the host application 50 and provide user data in response to the request data.
- the OTT connection 52 may transfer both the request data and the user data.
- the client application 92 may interact with the user to generate the user data that it provides.
- the processing circuitry 84 may be configured to control any of the methods and/or processes described herein and/or to cause such methods, and/or processes to be performed, e.g., by WD 22.
- the processor 86 corresponds to one or more processors 86 for performing WD 22 functions described herein.
- the WD 22 includes memory 88 that is configured to store data, programmatic software code and/or other information described herein.
- the software 90 and/or the client application 92 may include instructions that, when executed by the processor 86 and/or processing circuitry 84, causes the processor 86 and/or processing circuitry 84 to perform the processes described herein with respect to WD 22.
- the inner workings of the network node 16, WD 22, and host computer 24 may be as shown in FIG. 2 and independently, the surrounding network topology may be that of FIG. 1.
- the OTT connection 52 has been drawn abstractly to illustrate the communication between the host computer 24 and the wireless device 22 via the network node 16, without explicit reference to any intermediary devices and the precise routing of messages via these devices.
- Network infrastructure may determine the routing, which it may be configured to hide from the WD 22 or from the service provider operating the host computer 24, or both. While the OTT connection 52 is active, the network infrastructure may further take decisions by which it dynamically changes the routing (e.g., on the basis of load balancing consideration or reconfiguration of the network).
- the wireless connection 64 between the WD 22 and the network node 16 is in accordance with the teachings of the embodiments described throughout this disclosure.
- One or more of the various embodiments improve the performance of OTT services provided to the WD 22 using the OTT connection 52, in which the wireless connection 64 may form the last segment. More precisely, the teachings of some of these embodiments may improve the data rate, latency, and/or power consumption and thereby provide benefits such as reduced user waiting time, relaxed restriction on file size, better responsiveness, extended battery lifetime, etc.
- a measurement procedure may be provided for the purpose of monitoring data rate, latency and other factors on which the one or more embodiments improve.
- the measurement procedure and/or the network functionality for reconfiguring the OTT connection 52 may be implemented in the software 48 of the host computer 24 or in the software 90 of the WD 22, or both.
- sensors (not shown) may be deployed in or in association with communication devices through which the OTT connection 52 passes; the sensors may participate in the measurement procedure by supplying values of the monitored quantities exemplified above, or supplying values of other physical quantities from which software 48, 90 may compute or estimate the monitored quantities.
- the reconfiguring of the OTT connection 52 may include message format, retransmission settings, preferred routing etc.; the reconfiguring need not affect the network node 16, and it may be unknown or imperceptible to the network node 16. Some such procedures and functionalities may be known and practiced in the art.
- measurements may involve proprietary WD signaling facilitating the host computer’s 24 measurements of throughput, propagation times, latency and the like.
- the measurements may be implemented in that the software 48, 90 causes messages to be transmitted, in particular empty or ‘dummy’ messages, using the OTT connection 52 while it monitors propagation times, errors, etc.
- the host computer 24 includes processing circuitry 42 configured to provide user data and a communication interface 40 that is configured to forward the user data to a cellular network for transmission to the WD 22.
- the cellular network also includes the network node 16 with a radio interface 62.
- the network node 16 is configured to, and/or the network node’s 16 processing circuitry 68 is configured to perform the functions and/or methods described herein for preparing/initiating/maintaining/supporting/ending a transmission to the WD 22, and/or preparing/terminating/maintaining/supporting/ ending in receipt of a transmission from the WD 22.
- the host computer 24 includes processing circuitry 42 and a communication interface 40 that is configured to a communication interface 40 configured to receive user data originating from a transmission from a WD 22 to a network node 16.
- the WD 22 is configured to, and/or comprises a radio interface 82 and/or processing circuitry 84 configured to perform the functions and/or methods described herein for preparing/initiating/maintaining/supporting/ending a transmission to the network node 16, and/or preparing/terminating/maintaining/ supporting/ending in receipt of a transmission from the network node 16.
- FIG. 3 is a flowchart illustrating an example method implemented in a communication system, such as, for example, the communication system of FIGS. 1 and 2, in accordance with one embodiment.
- the communication system may include a host computer 24, a network node 16 and a WD 22, which may be those described with reference to FIG. 2.
- the host computer 24 provides user data (Block SI 00).
- the host computer 24 provides the user data by executing a host application, such as, for example, the host application 50 (Block SI 02).
- the host computer 24 initiates a transmission carrying the user data to the WD 22 (Block SI 04).
- the network node 16 transmits to the WD 22 the user data which was carried in the transmission that the host computer 24 initiated, in accordance with the teachings of the embodiments described throughout this disclosure (Block SI 06).
- the WD 22 executes a client application, such as, for example, the client application 92, associated with the host application 50 executed by the host computer 24 (Block SI 08).
- FIG. 4 is a flowchart illustrating an example method implemented in a communication system, such as, for example, the communication system of FIG. 1, in accordance with one embodiment.
- the communication system may include a host computer 24, a network node 16 and a WD 22, which may be those described with reference to FIGS. 1 and 2.
- the host computer 24 provides user data (Block SI 10).
- the host computer 24 provides the user data by executing a host application, such as, for example, the host application 50.
- the host computer 24 initiates a transmission carrying the user data to the WD 22 (Block SI 12).
- the transmission may pass via the network node 16, in accordance with the teachings of the embodiments described throughout this disclosure.
- the WD 22 receives the user data carried in the transmission (Block SI 14).
- FIG. 5 is a flowchart illustrating an example method implemented in a communication system, such as, for example, the communication system of FIG. 1, in accordance with one embodiment.
- the communication system may include a host computer 24, a network node 16 and a WD 22, which may be those described with reference to FIGS. 1 and 2.
- the WD 22 receives input data provided by the host computer 24 (Block SI 16).
- the WD 22 executes the client application 92, which provides the user data in reaction to the received input data provided by the host computer 24 (Block SI 18).
- the WD 22 provides user data (Block S120).
- the WD provides the user data by executing a client application, such as, for example, client application 92 (Block S122).
- client application 92 may further consider user input received from the user.
- the WD 22 may initiate, in an optional third substep, transmission of the user data to the host computer 24 (Block S124).
- the host computer 24 receives the user data transmitted from the WD 22, in accordance with the teachings of the embodiments described throughout this disclosure (Block S126).
- FIG. 6 is a flowchart illustrating an example method implemented in a communication system, such as, for example, the communication system of FIG. 1, in accordance with one embodiment.
- the communication system may include a host computer 24, a network node 16 and a WD 22, which may be those described with reference to FIGS. 1 and 2.
- the network node 16 receives user data from the WD 22 (Block S128).
- the network node 16 initiates transmission of the received user data to the host computer 24 (Block S130).
- the host computer 24 receives the user data carried in the transmission initiated by the network node 16 (Block SI 32).
- FIG. 7 is a flowchart of an example process in a low power receiver 34 with long sequence correlation.
- One or more blocks described herein may be performed by one or more elements of WD 22 such as by one or more of processing circuitry 84, radio interface 82, baseband circuitry 106 (including correlator 108) and/or communication interface 60.
- Low power receiver 34 is configured to receive from a radio node a signal having a repeating modulation pattern (Block SI 34). The process also includes successively correlate the received signal with a reference pattern over successive correlation windows, each correlation being clocked by the reference clock of the main transceiver 36 (Block SI 36).
- the method further includes determining a frequency offset based at least in part on a movement of a peak of the correlations over successive correlations (Block S138).
- the method also includes adjusting the reference clock of the main transceiver 36 based at least in part on the frequency offset (Block S140).
- the successive correlation windows vary in duration from a modulation period of the repeating modulation pattern for a first correlation, a time between successive correlation windows being increased when the frequency offset decreases and being decreased when the frequency offset increases.
- a time duration of a correlation window of the successive correlation windows decreases when a signal to noise ratio, SNR, of the received signal increases, the time duration of the correlation window not being less than a modulation period of the repeating modulation pattern.
- the repeating modulation pattern is an amplitude modulation pattern.
- a sampling rate in a correlation window of the successive correlation windows is selected to have a resolution that is higher than a chip period of the repeating modulation pattern.
- the method includes adjusting durations of successive correlation windows until a correlation peak is resolved, followed by decreasing durations of successive correlations windows around the correlation peak as a signal to noise ratio, SNR, of the received signal increases.
- the method includes operating the receiver while the main transceiver 36 of the WD 22 is in a low power state.
- a duration of a correlation window is based at least in part a quality of the received signal.
- a frequency of the reference clock of the main transceiver 36 of the WD 22 is decreased when a first time of a first peak of a first correlation is later than a second time of a second peak of a previous correlation and the frequency of the reference clock of the main transceiver 36 of the WD 22 is increased when the first time of the first peak of the first correlation is earlier than the second time of the second peak of the previous correlation.
- an amount of one of an increase and a decrease in the frequency of the reference clock is based at least in part on a time between the first peak and the second peak.
- an amount of one of an increase and a decrease in the frequency of the reference clock is based at least in part on a time between successive correlation windows of the successive correlation windows.
- the method includes mixing the received signal with a free-running oscillator signal to produce a mixed signal at an intermediate frequency prior to correlating an envelope of the mixed signal with the reference pattern.
- the method includes placing the receiver in an idle mode between successive correlations.
- FIG. 8 is a flowchart of an example process in a wireless device 22 according to some embodiments of the present disclosure.
- One or more blocks described herein may be performed by one or more elements of wireless device 22 such as by one or more of processing circuitry 84 (including the low power receiver 34), processor 86, radio interface 82 and/or communication interface 60.
- Wireless device 22 such as via processing circuitry 84 and/or processor 86 and/or radio interface 82 is configured to receive by the receiver from the radio node a signal having a repeating modulation pattern (Block S142).
- the method also includes successively correlating the received signal with a reference pattern over successive correlation windows, each correlation being clocked by a reference clock of the main transceiver 36 (Block S144).
- the method also includes determine a frequency offset based at least in part on a movement of a peak of the correlations over successive correlations (Block S146).
- the method also includes adjusting a reference clock of the main transceiver 36 based at least in part on the frequency offset (Block S148).
- the method includes operating the receiver while the main transceiver 36 is in a low power state.
- a frequency of the reference clock of the main transceiver 36 of the WD 22 is decreased when a first time of a first peak of a first correlation is later than a second time of a second peak of a previous correlation and the frequency of the reference clock of the main transceiver 36 of the WD 22 is increased when the first time of the first peak of the first correlation is earlier than the second time of the second peak of the previous correlation.
- an amount of one of an increase and a decrease in the frequency of the reference clock is based at least in part on a time between the first peak and the second peak.
- an amount of one of an increase and a decrease in the frequency of the reference clock is based at least in part on a time between successive correlation windows of the successive correlation windows.
- the method includes mixing the received signal with a free-running oscillator signal to produce a mixed signal at an intermediate frequency prior to correlating the mixed signal with the reference pattern.
- the method includes operating the receiver in an idle mode between successive correlations.
- Some embodiments address a scenario where a radio node continuously transmits a periodic sequence with very narrow BW (50kHz-500kHz) with amplitude modulation such as On-Off Keying modulation.
- the low power receiver 34 of the WD 22 receives the periodic sequence and performs frequency tracking using the received sequence.
- FIG. 9 shows an example of low power receiver 34 and a main transceiver 36 of a WD 22.
- a reference clock 94 such as a crystal oscillator is shared between the low power receiver 34 and the main transceiver 36.
- the low power receiver 34 is configured to control the reference clock 94, according to principles disclosed herein.
- FIG. 10 is block diagram of an example of a low power receiver 34 configured according to principles disclosed herein.
- a clock of the main transceiver 36 is driven from the output of a crystal oscillator (XO) 94, which also serves as system clock for the low power receiver baseband.
- XO crystal oscillator
- the low power receiver 34 estimates frequency drift of the reference clock 94 versus the modulation frequency of the RF carrier which is transmitted from a radio node such as the network node 16 or another wireless device 22.
- the low power receiver 34 generates a control signal to tune the frequency of the reference clock 94 so that frequency drift of the reference clock 94 may be reduced.
- the low power receiver 34 may be always-on or operate with a high duty cycle. It is also possible to duty-cycle the analog parts of the low power receiver 34, which consumes most of the power, while keeping most of the frequency error detection performance. This leads to less energy overhead for frequency correction and lower time latency for WD wakeup.
- the example low power receiver of FIG. 10 is configured to perform long sequence correlation to achieve RF carrier frequency tracking and correction.
- a radio front end 95 includes an antenna 96, a mixer 98, and a free- running oscillator 100 to generate a local oscillator frequency that is mixed in the mixer 98 with a signal received by the antenna 96 to produce an IF or baseband signal.
- the local oscillator (LO) 100 may be implemented with an LC-tuned ring oscillator to achieve low power consumption.
- the IF/baseband signal from the mixer 98 is input to an envelope detector circuit 102 which extracts the OOK sequence contained in the received signal. For simplicity, IF and envelope amplifiers and filters are not shown in the figure. There is also circuitry preceding the mixer 98, such as impedance matching circuitry and amplifiers.
- a sampling circuit 104 such as a clocked comparator circuit, compares the OOK sequence to a threshold to produce digital samples to the processing circuitry 106. It is noted that processing circuity 106 can be included as part of or separate from processing circuitry 84.
- the processing circuitry 106 may include a processor and memory.
- the processing circuitry may comprise integrated circuitry for processing and/or control, e.g., one or more processors and/or processor cores and/or FPGAs (Field Programmable Gate Array) and/or ASICs (Application Specific Integrated Circuitry) adapted to execute instructions.
- processors and/or processor cores and/or FPGAs Field Programmable Gate Array
- ASICs Application Specific Integrated Circuitry
- the processor may be configured to access (e.g., write to and/or read from) memory, which may comprise any kind of volatile and/or nonvolatile memory, e.g., cache and/or buffer memory and/or RAM (Random Access Memory) and/or ROM (Read-Only Memory) and/or optical memory and/or EPROM (Erasable Programmable Read-Only Memory).
- memory may comprise any kind of volatile and/or nonvolatile memory, e.g., cache and/or buffer memory and/or RAM (Random Access Memory) and/or ROM (Read-Only Memory) and/or optical memory and/or EPROM (Erasable Programmable Read-Only Memory).
- RAM Random Access Memory
- ROM Read-Only Memory
- EPROM Erasable Programmable Read-Only Memory
- a correlator 108 of the processing circuitry 106 correlates the digital OOK signal with the same OOK sequence as the transmitted one from the radio node with a different cyclic time shift hypothesis. This same sequence is generated locally by the sequence generator 110.
- the correlation window has the same size as the period of the modulation or an integer number of such periods, and a resolution higher than the chip period of the modulation, in some embodiments.
- An oscillator control 112 may be employed to detect a peak in a hypothesis window of size 320ps and with a resolution of 2.5ps.
- the clock rate could be 400kHz, which would be an oversampling of the modulation by a factor of 2.
- the correlation peak may have a fixed location with respect to a clock edge of a clock derived from the reference clock 94, by for example, a frequency divider, to have the same rate as the modulation period, when the frequencies of the references are matched at the radio interface of the WD 22 and the network node 16 or another WD 22.
- the estimated clock drift and its sign may be used to calculate a correction to the frequency of the reference clock 94 to reduce the frequency offset.
- This correction may be sent from the comparator 112 to the reference clock 94 as a digital control signal or as a voltage control signal received from a digital to analog converter (DAC), for example, after a few iterations the error may be largely suppressed.
- the measurements may nevertheless continue in order to counteract frequency drift due to external changes, such as temperature shifts.
- the components that that may need to be on all the time are the reference clock 94 and a frequency divider of the processing circuitry 106 to generate the correlation window reference clock edge. Other more power consuming parts may be duty-cycled.
- Power may also be saved in the correlator 108 by reducing the correlation hypothesis window when the frequency drift has been minimized. Also, the length of the correlation may be adjusted, to save power in all parts not having to operate longer than necessary. The correlation time may then be increased until the peak is resolved with sufficient quality, after which the correlation may stop or be suspended
- FIG. 11 is a flowchart of another example method according to principles disclosed herein.
- a local sequence is generated (Block SI 50)
- the local oscillator 100 is enabled (Block SI 52)
- the low power receiver 34 is enabled (Block SI 54)
- a received signal sequence is sampled (Block SI 56).
- the local sequence is correlated with the sampled signal sequence (Block SI 58).
- the location of the peak of the correlation is compared to a location of a correlation peak obtained from a previous measurement (Block SI 60). This may be performed to determine which sequence delay results in a highest correlation.
- the process may continue by disabling one or more of the LO 100, mixer 98, and processing circuitry 106, for a certain duration (Block SI 64). After the duration, the process may continue at Block SI 52. If the correlation peak location is not the same as the previously measured peak location, a frequency drift of the reference clock 94 is estimated by the processing circuitry 106 (Block SI 66). If the peak location is later than the previously measured location (Block SI 68) then the reference clock frequency is increased (Block SI 70). Otherwise, the reference clock frequency is decreased (Block SI 72).
- wrap around may be compensated for by subtracting a modulation period from the difference between two consecutive peak locations when the difference is larger than half a modulation period, and adding a modulation period when the difference is less than half a modulation period.
- Simulations show that the frequency drift causes the correlation peak to move between measurements, and that the movement direction depends on the sign of the frequency error, as expected.
- the calculations set forth above have been verified.
- a method for a device (WD) using a low power receiver to achieve RF carrier frequency tracking/correction by performing coherent correlations of a long periodic modulation sequence wherein
- a radio node continuously transmits a periodic narrow-bandwidth reference sequence with OOK modulation.
- the WD comprises a main transceiver and the low power receiver.
- the reference clock of the main transceiver is from the output of a crystal oscillator (XO) which also serves as system clock for the low power receiver baseband.
- XO crystal oscillator
- the low power receiver includes, a. a low power free-running oscillator generates the local carrier frequency (LO) which is fed to a down-conversion mixer. b. a baseband circuit includes a correlator that correlates the received OOK sequence with the local -generated sequence or locally delayed versions of the sequence. c. the baseband circuit also includes a circuit that generates a clock signal with the same period time as the modulation.
- LO local carrier frequency
- the correlation delay hypothesis window is related to the clock signal in 3c.
- the correlation peak location in the window is monitored between repeated measurements, and the frequency drift is estimated.
- the frequency drift estimate is used to adjust the XO.
- the correlation in 4 may be extended in length until the correlation peak may be clearly resolved.
- the correlation delay hypothesis window in 4 may be reduced in size when the drift has been minimized.
- the mm-wave and analog parts may be in idle-mode between measurements
- the concepts described herein may be embodied as a method, data processing system, computer program product and/or computer storage media storing an executable computer program. Accordingly, the concepts described herein may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects all generally referred to herein as a “circuit” or “module.” Any process, step, action and/or functionality described herein may be performed by, and/or associated to, a corresponding module, which may be implemented in software and/or firmware and/or hardware. Furthermore, the disclosure may take the form of a computer program product on a tangible computer usable storage medium having computer program code embodied in the medium that may be executed by a computer. Any suitable tangible computer readable medium may be utilized including hard disks, CD-ROMs, electronic storage devices, optical storage devices, or magnetic storage devices.
- These computer program instructions may also be stored in a computer readable memory or storage medium that may direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer readable memory produce an article of manufacture including instruction means which implement the function/act specified in the flowchart and/or block diagram block or blocks.
- the computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks.
- Computer program code for carrying out operations of the concepts described herein may be written in an object oriented programming language such as Python, Java® or C++.
- the computer program code for carrying out operations of the disclosure may also be written in conventional procedural programming languages, such as the "C" programming language.
- the program code may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer.
- the remote computer may be connected to the user's computer through a local area network (LAN) or a wide area network (WAN), or the connection may be made to an external computer (for example, through the Internet using an Internet Service Provider).
- LAN local area network
- WAN wide area network
- Internet Service Provider for example, AT&T, MCI, Sprint, EarthLink, MSN, GTE, etc.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Mobile Radio Communication Systems (AREA)
Abstract
La présente invention divulgue un procédé, des dispositifs sans fil (WD) et des récepteurs de faible puissance à corrélation de séquence longue. Selon un aspect, un procédé dans un récepteur de faible puissance comprend la réception, en provenance d'un nœud radioélectrique, d'un signal ayant un motif de modulation répétitif. Le procédé comprend également la corrélation successive du signal reçu avec un motif de référence dans des fenêtres de corrélation successives, chaque corrélation étant cadencée par l'horloge de référence de l'émetteur-récepteur principal. Le procédé comprend également la détermination d'un décalage de fréquence sur la base, au moins en partie, d'un déplacement d'un pic des corrélations au cours des corrélations successives. Le procédé comprend en outre l'ajustement de l'horloge de référence de l'émetteur-récepteur principal sur la base, au moins en partie, du décalage de fréquence.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/EP2023/066636 WO2024260544A1 (fr) | 2023-06-20 | 2023-06-20 | Récepteur de faible puissance à corrélation de séquence longue |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/EP2023/066636 WO2024260544A1 (fr) | 2023-06-20 | 2023-06-20 | Récepteur de faible puissance à corrélation de séquence longue |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2024260544A1 true WO2024260544A1 (fr) | 2024-12-26 |
Family
ID=87060064
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/EP2023/066636 Pending WO2024260544A1 (fr) | 2023-06-20 | 2023-06-20 | Récepteur de faible puissance à corrélation de séquence longue |
Country Status (1)
| Country | Link |
|---|---|
| WO (1) | WO2024260544A1 (fr) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020085652A1 (en) * | 2000-11-07 | 2002-07-04 | Seiji Okubo | Automatic frequency control unit and spectrum spread receiving apparatus |
| US7254190B2 (en) * | 2000-09-01 | 2007-08-07 | Broadcom Corporation | Satellite receiver |
| JP4215169B2 (ja) * | 2007-01-19 | 2009-01-28 | 日本電波工業株式会社 | 無線機 |
| US20200067564A1 (en) * | 2017-02-24 | 2020-02-27 | Universität der Bundeswehr München | Orthogonal correlation signals for detection and synchronization at low snr |
| US20210006874A1 (en) * | 2019-01-04 | 2021-01-07 | Huawei Technologies Co., Ltd. | Passive Optical Network (PON) Synchronization and Clock Recovery |
-
2023
- 2023-06-20 WO PCT/EP2023/066636 patent/WO2024260544A1/fr active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7254190B2 (en) * | 2000-09-01 | 2007-08-07 | Broadcom Corporation | Satellite receiver |
| US20020085652A1 (en) * | 2000-11-07 | 2002-07-04 | Seiji Okubo | Automatic frequency control unit and spectrum spread receiving apparatus |
| JP4215169B2 (ja) * | 2007-01-19 | 2009-01-28 | 日本電波工業株式会社 | 無線機 |
| US20200067564A1 (en) * | 2017-02-24 | 2020-02-27 | Universität der Bundeswehr München | Orthogonal correlation signals for detection and synchronization at low snr |
| US20210006874A1 (en) * | 2019-01-04 | 2021-01-07 | Huawei Technologies Co., Ltd. | Passive Optical Network (PON) Synchronization and Clock Recovery |
Non-Patent Citations (2)
| Title |
|---|
| ANONYMOUS: "Correlation for Time Delay Analysis -Panoradio SDR", 1 April 2019 (2019-04-01), XP055736781, Retrieved from the Internet <URL:http://www.panoradio-sdr.de/correlation-for-time-delay-analysis/> [retrieved on 20201005] * |
| HAN HUANG ET AL: "The structure and performance on an orthogonal sinusoidal correlation receiver of impulse radio", 2004 IEEE 60TH VEHICULAR TECHNOLOGY CONFERENCE. VTC2004-FALL (IEEE CAT. NO.04CH37575) IEEE PISCATAWAY, NJ, USA, IEEE, vol. 2, 26 September 2004 (2004-09-26), pages 1192 - 1196, XP010786811, ISBN: 978-0-7803-8521-4, DOI: 10.1109/VETECF.2004.1400210 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20230063026A1 (en) | Aspects of wake-up signal (wus) transmission in idle mode | |
| EP4406296A1 (fr) | Économie d'énergie de réseau | |
| TW201012270A (en) | Communication unit and method for selective frequency synchronisation in a cellular communication network | |
| US20140192793A1 (en) | Systems and methods for hierarchical time source usage in near-me area network discovery and synchronization | |
| JP2021510259A (ja) | 代替キャリア周波数におけるモバイル装置へのウェイクアップ信号の送信 | |
| KR101833392B1 (ko) | 다중 라디오 디바이스들에서의 적응형 주파수 정정 | |
| JP2016538779A (ja) | 無線でアクセスポイントのためのグローバル時刻基準を同期させるためのシステム、装置、および方法 | |
| WO2024025452A1 (fr) | Procédé et appareil de rapport de mesure | |
| US20250234349A1 (en) | Methods for determining minimum scheduling offset application delay | |
| WO2020144323A1 (fr) | Génération de signal de modulation par déplacement d'amplitude à haut débit | |
| WO2023014278A1 (fr) | Nœud de réseau, dispositif sans fil et procédés de fonctionnement en mode edrx | |
| RU2724635C1 (ru) | Системы и способы для переключения опорных кварцевых генераторов для приемопередатчика беспроводного устройства | |
| WO2024260544A1 (fr) | Récepteur de faible puissance à corrélation de séquence longue | |
| EP4508913A1 (fr) | Mécanismes pour le fonctionnement efficace d'un radio-réveil | |
| WO2023191675A1 (fr) | Radio d'activation à sensibilité et consommation d'énergie adaptatives | |
| WO2019168660A1 (fr) | Transmission de signaux de synchronisation et de réveil dans des bandes de fréquences différentes | |
| US11368931B2 (en) | Blind fast network synchronization algorithm for reducing LTE public safety product costs | |
| WO2023014269A1 (fr) | Transmissions et surveillance de blocs de signaux de synchronisation (ssb) pour dispositifs sans fil à capacité réduite (redcap) | |
| US20160050644A1 (en) | Methods and apparatus for quick burst tune away in multi-sim devices | |
| US11317364B2 (en) | Synchronization for extended DRX | |
| WO2025157417A1 (fr) | Récepteurs de faible puissance avec détection de fréquence intermédiaire (if) et correction de fréquence d'oscillateur local (lo) | |
| EP4591678A1 (fr) | Synchronisation de signal de réveil | |
| WO2024160355A1 (fr) | Dispositif de communication sans fil et procédés de mesure et d'identification d'un faisceau dans un déploiement de cellules à faisceaux multiples dans un réseau de communication sans fil | |
| WO2024213259A1 (fr) | Synchronisation de trame cohérente | |
| WO2022067860A1 (fr) | Amélioration de ssb pour opération cdrx et drx nr |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 23735604 Country of ref document: EP Kind code of ref document: A1 |