WO2024041481A1 - Method, apparatus, and system for executing instruction, and server - Google Patents

Abstract

A method, apparatus, and system for executing an instruction. The method comprises: acquiring an instruction acquisition request in a target queue (S110), the instruction acquisition request being used for instructing to acquire a target instruction; on the basis of the instruction acquisition request, determining an instruction acquisition address corresponding to the target queue according to a preset mapping relationship (S120), the mapping relationship indicating a correspondence between queue information of the target queue and the instruction acquisition address; acquiring the target instruction according to the instruction acquisition address (S130); and executing an operation corresponding to the target instruction according to the target instruction (S140).

Description

Methods, devices, servers and systems for executing instructions

This disclosure claims priority from the Chinese patent application with application number 202211037817.7, submitted on August 26, 2022, the entire content of which is incorporated into this application by reference.

Technical field

The present disclosure belongs to the field of storage technology, and specifically relates to a method, device, server and system for executing instructions.

Background technique

At present, with the development of virtualization technology, multiple virtualized storage devices can be constructed and presented between the host and the user through PCIE (Peripheral Component Interconnect Express, a high-speed serial computer expansion bus standard). These virtualized storage devices can be offloaded Method to release the resources of the host CPU. Virtual devices in the storage field are currently dominated by NVME (Non Volatile Memory Host Controller Interface, non-volatile memory host controller interface) devices. Each NVME device needs to occupy corresponding hardware resources (ie, storage resources).

Each NVME device is bound to the corresponding NVME controller, and each NVME device and its NVME controller perform storage interactions through multiple queues. Multiple NVME devices will correspond to a large number of NVME queues. In the standard NVME protocol, SQ (Submission Queue, submission queue) and CQ (Completion Queue, completion queue) are the carriers of NVME storage commands, used to carry the specific commands and command completion status of the interaction between the host and the NVME device. Each SQ and its corresponding CQ can be called a QP (Queue Pair).

Contents of the invention

In a first aspect, embodiments of the present disclosure provide a method for executing instructions, and the method is applied to a virtual device. The method includes: obtaining an instruction acquisition request in a target queue, where the instruction acquisition request is used to indicate acquisition of a target instruction; and based on the instruction acquisition request, determining an instruction acquisition corresponding to the target queue according to a preset mapping relationship. Address, the mapping relationship indicates the corresponding relationship between the queue information where the target queue is located and the instruction acquisition address; the target instruction is obtained according to the instruction acquisition address; and the operation corresponding to the target instruction is performed according to the target instruction.

In a second aspect, embodiments of the present disclosure provide a method for executing instructions, and the method is applied to a server. The method includes: sending an instruction acquisition request to a target queue of the virtual device, where the instruction acquisition request is used to indicate acquisition of the target instruction, so that the virtual device acquires the target instruction based on a preset mapping relationship, and the mapping relationship indicates The corresponding relationship between the queue information where the target queue is located and the instruction acquisition address.

In a third aspect, embodiments of the present disclosure provide a device for executing instructions. The device includes: a request acquisition unit, used to acquire an instruction acquisition request in a target queue, the instruction acquisition request being used to indicate acquisition of a target instruction; an address determination unit, based on the instruction acquisition request, according to a preset mapping relationship, determine the instruction acquisition address corresponding to the target queue, the mapping relationship indicates the corresponding relationship between the queue information where the target queue is located and the instruction acquisition address; the instruction acquisition unit is used to obtain the instruction acquisition address according to the instruction acquisition address Target instruction; an instruction execution unit, configured to execute operations corresponding to the target instruction according to the target instruction.

In a fourth aspect, embodiments of the present disclosure provide a server. The server includes: a request sending unit, configured to send an instruction acquisition request to a target queue of the virtual device, where the instruction acquisition request is used to indicate acquisition of the target instruction, so that the virtual device acquires the target instruction based on a preset mapping relationship. , the mapping relationship indicates the corresponding relationship between the queue information where the target queue is located and the instruction acquisition address.

In a fifth aspect, embodiments of the present disclosure provide a system for executing instructions. The system includes the above-mentioned server, and At least one virtual device, wherein the at least one virtual device includes the above-mentioned device for executing instructions.

In a sixth aspect, an embodiment of the present disclosure provides an electronic device. The electronic device includes a processor and a memory. The memory stores programs or instructions that can be run on the processor. The programs or instructions are executed by the processor as described in the first aspect or the second aspect. steps of the method described.

In a seventh aspect, embodiments of the present disclosure provide a readable storage medium. Programs or instructions are stored on the readable storage medium, and when the programs or instructions are run by a processor, the steps of implementing the method described in the first aspect or the second aspect are executed.

Description of drawings

Figure 1 is a schematic flowchart of a method for executing instructions according to some embodiments;

Figure 2 is yet another flowchart of a method for executing instructions according to some embodiments;

Figure 3 is another schematic flowchart of a method for executing instructions according to some embodiments;

Figure 4 is another schematic flowchart of a method for executing instructions according to some embodiments;

Figure 5 is a structural block diagram of an execution instruction system according to some embodiments;

Figure 6 is a structural block diagram of a device for executing instructions according to some embodiments;

Figure 7 is a structural block diagram of a server according to some embodiments;

Figure 8 is a working principle diagram of an execution instruction system according to some embodiments;

Figure 9 is a working principle diagram of a user storage control system according to some embodiments;

Figure 10 is a schematic structural diagram of an electronic device according to some embodiments.

Detailed ways

In order to enable those skilled in the art to better understand the technical solutions of the embodiments of the present disclosure, the technical solutions in the embodiments of the present disclosure will be clearly described below in conjunction with the drawings in the embodiments of the present disclosure. Obviously, the described implementations The examples are part of the embodiments of the present disclosure, but not all of them. Based on the embodiments in this disclosure, all other embodiments obtained by those of ordinary skill in the art fall within the scope of protection of this disclosure.

It should be noted that in this disclosure, words such as "such as" are used to represent examples, illustrations or explanations. Any embodiment or design described in this disclosure as "such as" is not intended to be construed as preferred or advantageous over other embodiments or designs. Rather, the use of words such as "such as" is intended to present the relevant concept in a detailed manner.

In related technologies, NVME devices have multi-queue characteristics, that is, multiple channels can be constructed between the host and the NVME device for command transmission and data interaction, and the carriers corresponding to these channels are queues. The existence of multiple NVME device queues allows the host to use multiple cores or threads to submit commands and process command completion results in parallel.

Since different NVME devices may have different queue requirements based on their own services, and with the development of cloud storage services, users have an increasing demand for the number of NVME devices. Each NVME device requires certain queue resources to achieve its business and functions. How to effectively manage multiple NVME devices under limited hardware conditions to meet various storage business requirements is an urgent problem that needs to be solved.

In view of the fact that the related technology cannot effectively manage multiple NVME devices under limited hardware resources (ie, storage resources), and thus cannot better complete various storage business requirements, embodiments of the present disclosure provide an instruction execution solution, which is configured by The mapping relationship between virtual device queues and queue storage resources realizes dynamic management of virtual device queue storage resources, so that multiple virtual devices can be effectively managed under limited storage resources, and various storage business needs can be better realized.

It should be noted that the instruction execution scheme of the embodiments of the present disclosure can be applied to virtual devices in the storage field. In the embodiment, the virtual device is described in detail by taking an NVME device as an example.

The instruction execution scheme provided by the embodiments of the present disclosure will be described in detail below with reference to the accompanying drawings through examples and application scenarios.

Figure 1 is a schematic flowchart of a method for executing instructions according to some embodiments. As shown in Figure 1, the method may include the following S110 to S140.

S110. Obtain the instruction acquisition request in the target queue. The instruction acquisition request is used to indicate acquisition of the target instruction.

In the embodiment of the present disclosure, the queue implements instruction transmission between the NVME device and the server (corresponding to the above-mentioned host), and the queue may be called a QP queue. The instruction here can be a storage service instruction, and the instruction acquisition request is used to instruct to obtain the target instruction from the server.

Before executing S110, at least one queue is constructed according to business requirements. Generally speaking, multiple queues need to be built to achieve various storage business requirements. Subsequently, the storage space (ie, hardware resource, or storage resource) can be divided into the same number of sub-storage spaces as the constructed queues, and each sub-storage space is allocated to the corresponding queue respectively.

The storage space here can be the storage space corresponding to the server. In actual operation, the storage space can be the storage space of the server or the plug-in storage space corresponding to the server. This storage space can store target instructions and can also store other information.

The sub-storage space here is at least used to store the instruction acquisition address and the instruction result storage address. The instruction acquisition address refers to the address where the instruction is stored, which can be called the SQ base address. The instruction result storage address refers to the address where the instruction result is stored, which can be called the CQ base address.

For example, if 128 queues are built according to business requirements, the storage space needs to be divided into 128 sub-storage spaces, and each sub-storage space is allocated to each queue. In this way, the queue can transmit data to the server through the sub-storage space.

For the convenience of description, the storage space used for queues is collectively called storage resources, the sub-storage spaces are collectively called sub-resources, and the servers are collectively called hosts.

In the embodiment of the present disclosure, the storage resources can be divided into multiple sub-resources in an equal manner, or the sub-resources can be divided according to actual conditions, and the present disclosure does not place a limit on this. For convenience of description, the embodiments of the present disclosure are described in detail by taking the resource equalization method as an example.

S120. Based on the above instruction acquisition request, determine the instruction acquisition address corresponding to the target queue according to the preset mapping relationship, where the mapping relationship indicates the correspondence between the queue information where the target queue is located and the instruction acquisition address.

In some embodiments, the mapping relationship can be set in the following manner: after allocating the sub-resources to which the queue belongs to each queue, the corresponding relationship between the queue information and the sub-resource information to which the queue belongs can be obtained; and the mapping is set according to the obtained corresponding relationship. relation.

In one embodiment, the queue information and sub-resources can be numbered respectively, and the corresponding relationship can be represented by numbering. For example, queue 3 corresponds to resource number 32, which means that among multiple queues of multiple virtual devices, resource number 32 is the exclusive resource of queue 3. The sub-resource corresponding to queue 3 can implement instructions between queue 3 and the host. transfer.

In some embodiments, the mapping relationship may also indicate the corresponding relationship between queue information (for example, queue number), virtual device to which the queue belongs, and sub-resource information (for example, resource number) to which the queue belongs.

In one embodiment, the queue information, virtual devices, and resources can be numbered respectively, and the corresponding relationships are expressed through numbering. For example, queue 3 of virtual device 5 corresponds to resource number 32, indicating that among multiple virtual devices, the resource Number 32 is the exclusive storage resource of queue 3 of virtual device 5. The storage resource corresponding to number 32 can be used to implement instruction transfer between queue 3 of virtual device 5 and the host.

S130, obtain the target instruction according to the above instruction acquisition address.

S140, perform operations corresponding to the target instruction according to the obtained target instruction.

After the target instruction execution operation is completed, the execution result of the target instruction can be sent to the storage space corresponding to the instruction result storage address in the sub-storage space.

That is, the instruction result storage address in the sub-storage space indicates the detailed storage location used to store the instruction result.

After obtaining the instruction acquisition request of the target queue, the embodiment of the present disclosure determines the instruction acquisition address corresponding to the target queue according to the mapping relationship, and accordingly obtains the target instruction according to the instruction acquisition address and executes the target instruction. In this way, through the preset mapping relationship, queues and their associated resources can be effectively managed, virtual devices can be effectively managed under limited storage resources, storage service instructions can be better executed, and various storage service needs can be met.

In some embodiments, when a queue is deleted, the queue's sub-resources are released. In this way, the released storage resources can still be used for new queues built subsequently, further achieving effective management of limited storage resources and improving resource utilization.

Based on a similar inventive concept, embodiments of the present disclosure also provide a method for executing instructions, which method is applied to a server (corresponding to the above-mentioned host).

Figure 2 is a flow chart of a method of executing instructions applied to a server. As shown in Figure 2, the method includes S210.

S210: Send an instruction acquisition request to the target queue of the virtual device. The instruction acquisition request is used to instruct the acquisition of the target instruction, so that the virtual device obtains the target instruction based on a preset mapping relationship. The mapping relationship indicates that the queue information where the target queue is located and The corresponding relationship of the instruction acquisition address.

In one embodiment, the above mapping relationship also indicates the corresponding relationship between the queue information where the target queue is located and the instruction result storage address. The method also includes: receiving the execution result of the target instruction from the above-mentioned target queue; and based on the mapping relationship, sending the execution result of the target instruction to the storage space corresponding to the instruction result storage address. That is, the instruction result storage address in the sub-storage space indicates the detailed storage location used to store the instruction result.

The following uses a system built with a host and multiple NVME devices as an application scenario, and describes the instruction execution method of the embodiment of the present disclosure in conjunction with the process shown in Figure 3 .

As shown in Figure 3, the instruction execution method includes the following processes.

S301: Based on different business requirements and the capabilities presented by different NVME devices, create a certain number of IO QP (input and output QP, that is, the queue in S110) for each NVME device. Through IO QP (can be called QP queue or QP), data transmission between the NVME device and the host can be achieved.

Based on the number of built IO QP queues, a certain total storage resource is evenly divided into several parts. Since each pair of IO QP queues requires a certain amount of basic storage resources, the scale of the total storage resources can be calculated based on the number of IO QP queues. The number of sub-resources that need to be divided is related to the capabilities required by the current business. For example, some services require more NVME devices and require a total of 1024 pairs of IO QPs to complete; while some services require fewer NVME devices and only require 128 QPs to fully meet business needs.

For another example, if a total of 1024 pairs of IO QPs are constructed, a certain total storage resource can be divided into a total of 1024 sub-resources. Allocate each sub-resource to an IO QP as the storage resource required by the IO QP.

IO QP storage resources are used to store: SQ base address information (corresponding to the above instruction acquisition address), SQ queue depth information, SQ doorbell information (SQ Doorbell), CQ base address information (corresponding to the above instruction results) storage location address), CQ queue depth information, CQ doorbell information, CQ interrupt vector information, etc. Detailed functions of this information can be found in descriptions in related technologies, and this disclosure does not limit this.

S302: Establish a numbering mechanism for the resources to which each IO QP belongs (which can also be called QP storage resources). For example, 1024 resources belonging to IO QP are numbered and numbered from 0 to 1023. Each number corresponds to one resource belonging to IO QP.

Through the above numbering mechanism, when an NVME device has multiple IO QP queues, the NVME device can correspond to each IO QP and its associated resource number.

S303: Assign a resource number to each IO QP according to the order in which each IO QP is created, and save the IO QP information data when each IO QP is created (for example, the device information to which the QP belongs, etc.).

S304: Number each NVME device. The number corresponds to the device ID (identification). For each IO QP of the NVME device, there is a corresponding QP ID in the NVME protocol. The device ID can be added to the QP ID within the device. (Device ID + QP ID within the device) as its unique identifier, which is then bound to a storage resource number that can be allocated, thereby enabling different IO QPs of each NVME device to share the overall storage resources.

This disclosed embodiment provides a resource number allocation management mechanism to divide and reasonably number existing limited storage resources. Each individual queue corresponds to a numbered storage resource, and the queue completes the corresponding NVME device based on this resource. certain businesses and functions. For an independent NVME device, it can create multiple queues, and accordingly allocate multiple storage resources with different numbers to the NVME device.

S305: Conduct business and functional management of all internal storage resource numbers and corresponding resources, and use the mutual mapping between storage resource numbers and device IDs plus QP ID (device ID + QP ID) to control the connection between the host and each NVME device storage commands and data interaction.

Through the strategy of binding the device ID, queue ID and storage resource number, the queue can be bound and mapped to the storage resource number, so that when the NVME device and the host interact, the actual device and the actual device can be found accurately and quickly. Detailed parameters of the queue, and complete the storage interaction of instructions and data with the host.

S306: For any IO QP of all NVME devices, when the IO QP is deleted, the storage resource number corresponding to the IO QP will be recycled, and the number can be stored in the hardware cache.

During the implementation process, when all 1024 storage resource numbers in the above example are allocated and some IO QPs need to be deleted, some resource numbers and storage resources will be recycled, and then the resource numbers can be reallocated. When the resource numbers have not been allocated and some IO QPs have been deleted, you can first save these recycled resource numbers and clear all data information of the storage resources corresponding to the numbers.

S307: For subsequent newly created IO QPs, unallocated resource numbers and storage resources can be allocated first. When all 1024 resource numbers in the above example have been allocated, the recycled resource numbers stored in the cache can be reallocated to the newly created IO QP in the order in which they are recycled.

Through the above-mentioned resource recycling and allocation mechanism, the number of the deleted queue and its resources in the NVME device are recycled. After recycling, its number and resources can be allocated to subsequent newly created queues to achieve the purpose of recycling resources.

As can be seen from the above description, the embodiments of the present disclosure provide a dynamic sharing process of queue storage resources under multiple NVME devices by establishing a mechanism for resource number allocation management, resource recycling and allocation, and a device ID, device queue ID, and resource number binding strategy. , IO QP in virtual devices can be effectively managed under limited storage resources, so that storage services and functions can be flexibly implemented.

Based on the process shown in Figure 3 above, the detailed application scenario example process is given below in conjunction with Figure 4. This application scenario is multiple NVME Under the equipment requirements, the storage command data interaction scenario of 128 virtual NVME devices and 1024 IO QP is implemented.

Referring to Figure 4, the instruction execution method includes the following processes.

S401: Based on the amount of resources required by each IO QP, the total storage resources that can meet the scenario scale of 128 virtual NVME devices and 1024 IO QP will be divided into 1024 shares on average.

S402: Establish a numbering mechanism based on unit IO QP storage resources (that is, the resource to which the IO QP belongs). The resources belonging to 1024 IO QPs are numbered and numbered from 0 to 1023. Each number corresponds to an IO QP storage resource.

S403: The host creates 8 IO QPs for each NVME device based on the IO capabilities presented by the 128 virtual NVME devices, for a total of 1024 QPs. The numbers are QP0 to QP1023 in the order of creation.

In this example, for the convenience of description, the number of IO QPs for each NVME device is set equally. In actual operation, different numbers of IO QPs can also be created for different NVME devices based on the business capabilities and needs of each NVME device to achieve different business needs. This disclosure does not limit this.

S404: Number 128 NVME devices. The device IDs are 0 to 127. For each IO QP of the NVME device, there is a corresponding QP ID in the NVME protocol. The QP ID is set to 0 to 7. Then each IO QP can correspond to resource number. For example, QP3 of device 5 can be mapped to resource number 32.

In some embodiments, a mapping table of correspondences between resource numbers, device IDs and QP IDs may be constructed.

S405: Control the storage command and data interaction between the host and 128 NVME devices based on the mutual mapping between resource numbers 0 to 1023 and device ID + QP ID. The detailed implementation is: search the mapping table according to the device ID (0 to 127) + QP ID (0 to 7) to which the current instruction belongs, find its corresponding resource number, and obtain the storage resource information corresponding to the QP ID corresponding to the resource number. , the storage resource information includes: SQ base address information, SQ queue depth information, SQ doorbell information, CQ base address information, CQ queue depth information, CQ doorbell information, CQ interrupt vector information, etc.

For example, when IO QP 3 of device 5 among 128 NVME devices receives the SQ Doorbell sent from the host, its corresponding resource can be found from the mapping table based on the device ID and queue ID "5+3" number. The number is 32, and then the SQ base address information corresponding to resource number 32 is read out. Based on the SQ base address information, the SQ Entry command of QP 3 of device 5 is read back to the user side from the host to complete the subsequent SQ Entry command parsing. Perform and store data transfer and other operations.

S406: For any IO QP among the 1024 pairs of IO QPs corresponding to 128 NVME devices, when the IO QP is deleted, the corresponding resource number will be recycled, and the number can be stored in the hardware cache. For example, if you want to delete IO QP6 of device 3 and its corresponding resource number is 10, store the number 10 in the FIFO (First Input First Output) cache.

S407: When all 1024 resource numbers are allocated, if you want to create a new IO QP, you can read out the number 10 that was first put in the FIFO cache and reallocate it.

The disclosed embodiment realizes the dynamic sharing process of queue storage resources under multiple NVME devices by establishing a resource number allocation management and recycling allocation mechanism, as well as a device ID, queue ID and resource number binding strategy. At the same time, the embodiments of the present disclosure can implement more NVME virtual devices with limited storage resources, and the flexible allocation of queue resources in each NVME device can also enable the NVME storage system to support more storage services, which better improves the efficiency of the storage system. Flexibility, can flexibly support NVME devices with different IO capabilities, and flexibly manage the creation, work and death of all devices.

Based on similar inventive concepts, embodiments of the present disclosure also provide an execution instruction system. The system includes: a server and at least one virtual device (corresponding to the above-mentioned NVME device), and the at least one virtual device includes an instruction execution device. In actual operation, the instruction execution device may be installed in the virtual device or outside the virtual device.

Figure 5 is a structural block diagram of the system. As shown in Figure 5, the system 1 shows: an instruction execution device 10, a server 20 and a virtual device 30 (shown as a virtual device in Figure 5). In this figure, the instruction execution device is provided outside the virtual device.

In some embodiments, in order to implement multiple storage services, there may be multiple virtual devices, and each virtual device corresponds to at least one queue.

Figure 6 is a structural block diagram of the instruction execution device 10 according to some embodiments. As shown in Figure 6, the instruction execution device 10 includes: a request acquisition unit 101, an address determination unit 102, an instruction acquisition unit 103 and an execution unit 104.

The request acquisition unit 101 is configured to acquire an instruction acquisition request in the target queue, where the instruction acquisition request is used to indicate acquisition of a target instruction.

The address determination unit 102 is configured to determine the instruction acquisition address corresponding to the target queue based on the instruction acquisition request and according to a preset mapping relationship, where the mapping relationship indicates the relationship between the queue information where the target queue is located and the instruction acquisition address. Correspondence.

The instruction acquisition unit 103 is configured to acquire the target instruction according to the instruction acquisition address.

The execution unit 104 is configured to execute operations corresponding to the target instructions according to the target instructions.

In the embodiment of the present disclosure, after the request acquisition unit 101 acquires the instruction acquisition request of the target queue, the address determination unit 102 determines the instruction acquisition address corresponding to the target queue according to the mapping relationship, and the instruction acquisition unit 103 acquires the target instruction according to the instruction acquisition address, and then executes Unit 104 executes the target instruction. In this way, through the preset mapping relationship, queues and their associated resources can be effectively managed, virtual devices can be effectively managed under limited storage resources, storage business instructions can be better executed, and various storage business needs can be met.

In some embodiments, the above device further includes: a queue building unit, a storage space dividing unit and an allocation unit.

Queue building unit, used to build at least one queue according to business requirements.

A storage space dividing unit is configured to divide the storage space into the same number of sub-storage spaces as the at least one queue.

An allocation unit is used to allocate each sub-storage space to a corresponding queue, wherein the sub-storage space is at least used to store an instruction acquisition address and an instruction result storage address.

In some embodiments, the above device further includes: a mapping relationship setting unit, which includes: a correspondence relationship acquisition module and a mapping relationship setting module.

The correspondence acquisition module is used to obtain the correspondence between the queue information and its sub-storage space information.

A mapping relationship setting module is used to set the mapping relationship according to the obtained corresponding relationship.

In one embodiment, the above device further includes: an execution result sending unit. The execution result sending unit is used to send the execution result of the above-mentioned target instruction to a location corresponding to the instruction result storage address in the sub-storage space.

In some embodiments, the above device further includes: a storage space releasing unit. The storage space release unit is used to release the sub-storage space of the queue in response to the queue being deleted.

The instruction execution device 10 in the embodiment of the present disclosure may be a device with an operating system. The operating system can be an Android operating system, an ios operating system, or other possible operating systems. The embodiments of this disclosure are not specifically limited.

The instruction execution device 10 provided by the embodiment of the present disclosure can implement each process implemented in the method embodiments of FIG. 1, FIG. 3, and FIG. 4, and achieve the same technical effect. To avoid duplication, the details will not be described here.

FIG. 7 is a structural block diagram of the above-mentioned server 20. As shown in Figure 7, the server 20 includes: a request sending unit 201, Used to send an instruction acquisition request to a target queue of a virtual device. The instruction acquisition request is used to indicate acquisition of a target instruction, so that the virtual device acquires the target instruction based on a preset mapping relationship, and the mapping relationship indicates the target. The correspondence between the queue information where the queue is located and the instruction acquisition address.

In one embodiment, the above mapping relationship also indicates the corresponding relationship between the queue information where the target queue is located and the instruction result storage address. The server further includes: an execution result receiving unit and an execution result sending unit.

An execution result receiving unit is configured to receive the execution result of the target instruction from the target queue.

An execution result sending unit is configured to send the execution result of the target instruction to a storage space corresponding to the instruction result storage address based on the mapping relationship.

In actual operation, in a multi-NVME device scenario, the controller of each NVME device is stored independently. That is, each NVME device needs to occupy independent and complete storage resources to realize the storage process interaction between it and the host. The detailed process includes: NVME device initialization, NVME ADMIN process and NVME IO process, etc. The working principle of the instruction execution system of the embodiment of the present disclosure will be described in detail below with reference to FIG. 8 and FIG. 9 .

Figure 8 is a schematic diagram of the operation of an instruction execution system according to some embodiments. As shown in Figure 8, the example system includes: a host and a user storage control system. The host has the function of the above-mentioned server 20, and the user storage control system has the function of the above-mentioned execution instruction device 10. The user storage control system includes: command response and processing module and queue resource dynamic management module.

Referring to Figure 8, the working principle of this example system includes: the NVME ADMIN process from steps 1 to 3 and the NVME IO process from steps 4 to 6. Each step is described below.

Step 1: The host sends the message of the ADMIN (management) queue, that is, the ADMIN doorbell (Doorbell), through the PCIE and DMA (PCIE+DMA (Direct Memory Access, direct memory access)) module to enter the command response and control system within the user storage control system processing module.

Step 2: The command response and processing module receives the ADMIN doorbell, which can be understood as an ADMIN command acquisition request. The command response and processing module sends the ADMIN command acquisition request of the corresponding queue to the PCIE+DMA module, and the PCIE+DMA module retrieves the ADMIN command data from the host.

Step 3: The retrieved ADMIN command enters the command response and processing module, which is parsed by the command response and processing module, and notifies the queue resource dynamic management module to perform dynamic management such as numbering, allocation, and recycling of QP hardware resources.

Step 4: The host sends the message of the IO QP queue, that is, the IO doorbell (Doorbell), and enters the command response and processing module in the user storage control system through the PCIE+DMA module.

Step 5: The command response and processing module sends the IO command acquisition request of the corresponding queue to the PCIE+DMA module, and the PCIE+DMA module retrieves the IO command data from the host.

Step 6: The retrieved IO command enters the command response and processing module. The command response and processing module interacts with the queue resource dynamic management module to realize the mapping between QP resource number and device ID + device QP ID, thereby realizing the user storage control system. Interact with storage IO commands between hosts.

In the above steps, in the NVME protocol, the ADMIN command is mainly used to present the capabilities of the NVME device to the host and create the NVME device queue; while the IO command is mainly used to implement the storage data reading and writing functions between the host and the NVME device. wait.

Figure 9 is a schematic diagram of the working principle of the user storage control system shown in Figure 8. Referring to Figure 9, the command response and processing module in Figure 8 corresponds to: the queue command processing unit and the queue message response unit. The dynamic management of queue resources in Figure 8 corresponds to: queue number mapping management component, queue number allocation management component and queue resource recovery control unit. Each is described below. How the parts work.

Step 1: The host controls each NVME controller in the user storage system through the PCIE+DMA component (i.e., the above-mentioned PCIE+DMA module) (having the functions of the command response and processing module and queue resource dynamic management module of Figure 8 above) Initialize and establish multiple QPs (ie, IO QPs), including storage submission queue (SQ) and storage completion queue (CQ). After the QP is created, the Doorbell corresponding to each QP is sent to each NVME controller in the user's storage control system, and enters the queue message response unit of the corresponding NVME controller.

Step 2: When the queue message response unit receives a new queue message, it can initiate command acquisition to the host (HOST, not shown in the figure) through the PCIE+DMA component, and move the command from the HOST through the PCIE+DMA component. Return to the queue command processing unit in the controller and notify the queue number allocation management component at the same time.

Step 3: Use the queue number allocation management component to assign a corresponding QP number to each created QP. For example, creating 1024 QPs corresponds to numbers 0 to 1023, and each number corresponds to a unique QP, that is, a unique SQ and CQ; and when creating a QP, the QP resource number and device are also created in the queue number mapping management component. Mapping table and anti-mapping table between ID+device QP ID.

During implementation, a corresponding queue execution flag register can be designed for each QP. When the QP is in the command execution state, the corresponding flag position can be set to 1.

Step 4: The queue command processing unit caches and searches QP information resources for detailed commands based on the queue execution flag register of QP and the mapping table and anti-mapping table between QP resource number and device ID + device QP ID. For example, the base address of each SQ is cached. When it is necessary to obtain an IO command (SQ entry) from the host, the base address of the SQ can be retrieved from the SQ information cache in the corresponding QP resource cache, so that the base address of the SQ can be retrieved from the host. Get the corresponding command from the corresponding address. At the same time, the base address of each CQ can be cached. When the completion status of the command (CQ entry) needs to be sent to the host, the base address of the CQ can be retrieved from the CQ information cache in the corresponding QP resource cache. CQ entry is sent to the address corresponding to the host.

Step 5: When the queue command processing unit parses the ADMIN command to delete the QP, the queue command processing unit notifies the queue resource recovery control unit to clear and clear all storage resources of the QP and recycle this resource for subsequent use. Repurpose.

The disclosed embodiment adopts a QP storage resource recycling mechanism, which is implemented by a queue resource recycling control unit. This unit performs serial number recycling and cache, and stores the serial number in the cache. For example, when all 1024 numbers have been allocated by the queue number allocation management component, if a new QP is created, the number will be taken out from the number recycling cache, and the number and corresponding resources will be allocated to the newly created QP. The newly created QP can perform normal storage services and functions.

In some embodiments, as shown in Figure 10, embodiments of the present disclosure also provide an electronic device 1000. The electronic device 1000 includes a processor 1010 and a memory 1020. The memory 1020 stores programs or instructions that can be run on the processor 1010. For example, when the electronic device 1000 is a terminal, the program or instructions are processed by the processor 1010. During execution, each process of the above instruction execution method embodiment is realized, and the same technical effect can be achieved. To avoid repetition, they will not be repeated here.

An embodiment of the present disclosure also provides a readable storage medium. The readable storage medium stores programs or instructions. When the program or instructions are executed by the processor, each process of the above-mentioned instruction execution method embodiment is implemented, and the same technical effect can be achieved. To avoid repetition, details will not be described here.

The processor is the processor in the electronic device described in the above embodiment. The readable storage medium includes computer-readable storage media, such as computer read-only memory (Read-Only Memory, ROM), random access memory (Random Access Memory (RAM), disk or optical disk, etc. The readable storage media includes non-transitory computer-readable storage media.

An embodiment of the present disclosure also provides a chip, which includes a processor and a communication interface. The communication interface is coupled to the processor, and the processor is used to run programs or instructions to implement each process of the above instruction execution method embodiment, and can achieve the same technical effect. To avoid duplication, the details will not be described here.

Further, embodiments of the present disclosure also provide a computer program product. The computer program product includes a processor, a memory, and a program or instructions stored on the memory and executable on the processor. The program or instructions When instructions are executed by the processor, each process of the above instruction execution method embodiment is implemented, and the same technical effect can be achieved. To avoid repetition, details will not be described here.

It should be noted that, in this document, the terms "comprising", "comprises" or any other variations thereof are intended to cover a non-exclusive inclusion, such that a process, method, article or device that includes a series of elements not only includes those elements, It also includes other elements not expressly listed or inherent in the process, method, article or apparatus. Without further limitation, an element defined by the statement "comprises a..." does not exclude the presence of additional identical elements in a process, method, article or apparatus that includes that element. In addition, it should be pointed out that the scope of the methods and apparatuses in the embodiments of the present disclosure is not limited. Functions are performed in the order shown or discussed, and may also include performing functions in a substantially simultaneous manner or in a reverse order according to the functions involved. To perform the functions, for example, the methods described may be performed in an order different from that described, and various steps may be added, omitted, or combined. Additionally, features described with reference to certain examples may be combined in other examples.

Through the above description of the embodiments, those skilled in the art can clearly understand that the methods of the above embodiments can be implemented by means of software plus the necessary general hardware platform. Of course, it can also be implemented by hardware, but in many cases the former is better. implementation. Based on this understanding, the technical solution of the present disclosure can be embodied in the form of a computer software product that is essentially or contributes to the existing technology. The computer software product is stored in a storage medium (such as ROM, RAM, disk, etc.) , optical disk), including several instructions to cause a terminal (which can be a mobile phone, computer, server, or network device, etc.) to execute the methods described in various embodiments of the present disclosure.

The embodiments of the present disclosure have been described above in conjunction with the accompanying drawings. However, the present disclosure is not limited to the above-mentioned specific implementations. The above-mentioned specific implementations are only illustrative and not restrictive. Those of ordinary skill in the art will Inspired by this disclosure, many forms can be made without departing from the purpose of this disclosure and the scope protected by the claims, all of which fall within the protection of this disclosure.

Claims (15)

A method of executing instructions, wherein the method is applied to a virtual device and includes: Obtain the instruction acquisition request in the target queue, where the instruction acquisition request is used to indicate acquisition of the target instruction; Based on the instruction acquisition request, determine the instruction acquisition address corresponding to the target queue according to a preset mapping relationship, the mapping relationship indicating the correspondence between the queue information where the target queue is located and the instruction acquisition address; Obtain the target instruction according to the instruction acquisition address; Execute operations corresponding to the target instructions according to the target instructions. The method according to claim 1, wherein before acquiring the instruction acquisition request in the target queue, the method further includes: Build one or more queues based on business needs; Divide the storage space into the same number of sub-storage spaces as the one or more queues; Each sub-storage space is allocated to a corresponding queue, wherein the sub-storage space is at least used to store an instruction acquisition address and an instruction result storage address. The method according to claim 2, wherein the mapping relationship is set in the following manner: Obtain the correspondence between queue information and its sub-storage space information; Set the mapping relationship according to the obtained correspondence relationship. The method according to claim 2, wherein after allocating each sub-storage space to a corresponding queue, the method further includes: In response to the queue being deleted, the queue's substorage space is released. The method according to claim 2, wherein after performing an operation corresponding to the target instruction according to the target instruction, the method further includes: The execution result of the target instruction is sent to the storage space corresponding to the storage address of the instruction result. A method of executing instructions, wherein the method is applied to a server and includes: Send an instruction acquisition request to the target queue of the virtual device. The instruction acquisition request is used to instruct the acquisition of the target instruction, so that the virtual device obtains the target instruction based on a preset mapping relationship. The mapping relationship indicates where the target queue is located. The correspondence between the queue information and the instruction acquisition address. The method according to claim 6, wherein the mapping relationship also indicates the corresponding relationship between the queue information where the target queue is located and the instruction result storage address, and the method further includes: receiving an execution result of the target instruction from the target queue; Based on the mapping relationship, the execution result of the target instruction is sent to the storage space corresponding to the instruction result storage address. A device for executing instructions, including: A request acquisition unit, used to acquire an instruction acquisition request in the target queue, where the instruction acquisition request is used to indicate acquisition of the target instruction; An address determination unit configured to determine an instruction acquisition address corresponding to the target queue based on the instruction acquisition request and according to a preset mapping relationship, the mapping relationship indicating the relationship between the queue information where the target queue is located and the instruction acquisition address. Correspondence; An instruction acquisition unit, configured to acquire the target instruction according to the instruction acquisition address; An instruction execution unit is configured to execute operations corresponding to the target instruction according to the target instruction. The device of claim 8, further comprising: A queue building unit used to build at least one queue according to business requirements; A storage space dividing unit, configured to divide the storage space into the same number of sub-storage spaces as the at least one queue; An allocation unit is used to allocate each sub-storage space to a corresponding queue, wherein the sub-storage space is at least used to store an instruction acquisition address and an instruction result storage address. The device according to claim 9, wherein the device further includes: a mapping relationship setting unit, The mapping relationship setting unit includes: The correspondence acquisition module is used to obtain the correspondence between queue information and its sub-storage space information; A mapping relationship setting module is used to set the mapping relationship according to the obtained corresponding relationship. A server that includes: A request sending unit, configured to send an instruction acquisition request to the target queue of the virtual device. The instruction acquisition request is used to instruct the acquisition of the target instruction, so that the virtual device obtains the target instruction based on a preset mapping relationship. The mapping relationship Indicates the correspondence between the queue information where the target queue is located and the instruction acquisition address. The server according to claim 11, wherein the mapping relationship also indicates the corresponding relationship between the queue information where the target queue is located and the instruction result storage address, and the server further includes: An execution result receiving unit, configured to receive the execution result of the target instruction from the target queue; An execution result sending unit is configured to send the execution result of the target instruction to a storage space corresponding to the instruction result storage address based on the mapping relationship. A system for executing instructions, wherein the system includes: the server according to claim 11 or 12, and at least one virtual device, wherein the at least one virtual device includes any one of claims 8-10 The device for executing instructions. An electronic device, including a processor and a memory, the memory stores programs or instructions that can be run on the processor, and the programs or instructions are executed when the processor is run according to any one of claims 1-5 The method described in item 6-7, or the method described in any one of 6-7. A readable storage medium, wherein a program or instructions are stored on the readable storage medium, and when the program or instructions are run by a processor, the method according to any one of claims 1-5 is executed, or 6- The method described in any one of 7.