[go: up one dir, main page]

WO2023229622A1 - Commande de démarrage de dispositif dans des radios mimo - Google Patents

Commande de démarrage de dispositif dans des radios mimo Download PDF

Info

Publication number
WO2023229622A1
WO2023229622A1 PCT/US2022/039052 US2022039052W WO2023229622A1 WO 2023229622 A1 WO2023229622 A1 WO 2023229622A1 US 2022039052 W US2022039052 W US 2022039052W WO 2023229622 A1 WO2023229622 A1 WO 2023229622A1
Authority
WO
WIPO (PCT)
Prior art keywords
fpga
mimo radio
mimo
radio board
board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2022/039052
Other languages
English (en)
Inventor
Hugh Roger MCCALMAN
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rakuten Symphony UK Ltd
Rakuten Mobile USA LLC
Original Assignee
Rakuten Symphony UK Ltd
Rakuten Mobile USA LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rakuten Symphony UK Ltd, Rakuten Mobile USA LLC filed Critical Rakuten Symphony UK Ltd
Publication of WO2023229622A1 publication Critical patent/WO2023229622A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B7/00—Radio transmission systems, i.e. using radiation field
    • H04B7/02—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas
    • H04B7/04—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas
    • H04B7/0413—MIMO systems

Definitions

  • the subject matter herein generally relates to wireless communications and a boot sequence for in a MIMO radios of the wireless communication system.
  • MIMO Multiple-Input-Multiple-Output
  • a MIMO radio board or radio card may typically include sixteen (16) transmit and receive circuits/elements. MIMO radio boards with 16 transmit and receive circuits are fairly large and are densely populated. As demand for wireless access continues to grow, the need for 32, 64, 96, and even 128 element radios may be necessary. Thus, multiple MIMO radio boards or radio cards may need to be chained together to achieve 32 element, 64, element and larger radios to meet network requirements. An corresponding antenna array (not shown) may match the number of transmit/receive elements.
  • Each MIMO radio board or radio card may include a Field Programmable Gate Array (FPGA).
  • FPGA Field Programmable Gate Array
  • multiple MIMO radio boards may be connected to a centralized hub for operational purposes. That is, a centralized hub may provide operational control of the boot sequence of MIMO radio cards that are linked or chained together. In addition to providing operational control of the boot sequence, the centralized hub provides operational control to update the firmware in the MIMO radio cards.
  • a Multiple Input Multiple Output (MIMO) radio card booting system may include a plurality of MIMO radio boards where each of the plurality of MIMO radio boards includes an Field Programmable Gate Array (FPGA), and where each of the plurality of MIMO radio boards are connected via their respective FPGA.
  • FPGA Field Programmable Gate Array
  • the MIMO radio card booting system may also include a hub configured to: communicate with at least a first FPGA of a first MIMO radio board among the plurality of MIMO radio boards, initialize a boot sequence in the first FPGA of the first MIMO radio board, and control the first FPGA of the first MIMO radio board to initialize the boot sequence in at least a second FPGA of a second MIMO radio board among the plurality of MIMO radio boards, the first and second MIMO radio boards connected via the first and second FPGA respectively.
  • Other embodiments of this aspect include corresponding computer systems, apparatus, and computer programs recorded on one or more computer storage devices, each configured to perform the actions of the methods.
  • Embodiments may include one or more of the following features.
  • the MIMO radio board booting system where the plurality of MIMO radio boards are connected in series via the FPGA of the corresponding MIMO radio board.
  • the MIMO radio board booting system where each of the plurality of radio boards is connected to its corresponding FPGA via an ethernet signal, an Universal Asynchronous Receiver/Transmitter (UART) signal, and at least one control signal.
  • UART Universal Asynchronous Receiver/Transmitter
  • each of the FPGAs corresponding to its respective MIMO radio boards is configured to receive one of the at least one control signal at one General- Purpose Input/Output (GPIO) pin and receive another of the at least one control signal at another GPIO pin either alone or in combination when two control signals are received, where one GPIO pin is a reset pin and another GPIO pin is a boot mode select pin.
  • GPIO General- Purpose Input/Output
  • the MIMO radio board booting system where the first FPGA of the first MIMO radio board is a primary FPGA and the second FPGA of the second MIMO radio board is a secondary FPGA.
  • the MIMO radio board booting system where the secondary FPGA of the second MIMO radio board is connected to a primary FPGA of a third MIMO radio board, and the primary FPGA of the third MIMO radio board is connected to a secondary FPGA of a fourth MIMO radio board.
  • the MIMO radio board booting system where the secondary FPGA of the second MIMO radio board is connected to the primary FPGA of the third MIMO radio board via bidirectional communication lines where the bidirectional communication lines include at least one of an UART communication line and an ethernet communication line, the bidirectional communication lines including control information.
  • the MIMO radio board booting system where the hub is connected to the first FPGA of the first radio board via an ethernet pin, an Universal Asynchronous Receiver/Transmitter (UART) pin, and at least one control pin or via bidirectional communication lines include at least one of an UART communication line and an ethernet communication line, the bidirectional communication lines including control information.
  • Implementations of the described techniques may include hardware, a method or process, or a computer tangible medium
  • an apparatus for booting MIMO radio boards or radio cards may include a plurality of MIMO radio boards where each of the plurality of MIMO radio boards includes an Field Programmable Gate Array (FPGA).
  • the apparatus for booting MIMO radio boards may also include a hub configured to: communicate with at least a first FPGA of a first MIMO radio board among the plurality of MIMO radio boards and at least a second FPGA of a second MIMO radio board of the plurality of radio boards; initialize a boot sequence in the first FPGA of the first MIMO radio board; and initialize a boot sequence in the second FPGA of a second MIMO radio board.
  • Other embodiments of this aspect include corresponding computer systems, apparatus, and computer programs recorded on one or more computer storage devices, each configured to perform the actions of the methods.
  • Embodiments may include one or more of the following features.
  • the apparatus for booting MIMO radio boards where the hub is further configured to: communicate with at least a third FPGA of a third MIMO radio board among the plurality of MIMO radio boards and a fourth FPGA of a fourth MIMO radio board of the plurality of radio boards, initialize a boot sequence in the third FPGA of the third MIMO radio board, and initialize a boot sequence in the fourth FPGA of the fourth MIMO radio board.
  • the apparatus for booting Ml MO radio boards where the hub is further configured to control the first FPGA of the first MIMO radio board to initialize the boot sequence of a third FPGA of a third MIMO radio board connected in series with the first MIMO radio board and control the second FPGA of the second MIMO radio board to initialize the boot sequence of a forth FPGA of a forth MIMO radio board connected in series with the second MIMO radio board.
  • Implementations of the described techniques may include hardware, a method or process, or a computer tangible medium
  • a method may include communicating with at least a first Field Programmable Gate Array (FPGA) of a first MIMO radio board among a plurality of MIMO radio boards by a hub.
  • the method may also include initializing a boot sequence in the first FPGA of the first MIMO radio board by the hub.
  • FPGA Field Programmable Gate Array
  • the method may furthermore include controlling by the hub the first FPGA of the first MIMO radio board to initialize the boot sequence in at least a second FPGA of a second MIMO radio board among the plurality of MIMO radio boards, the first and second MIMO radio boards connected via a first FPGA and second FPGA respectively.
  • Embodiments may include one or more of the following features.
  • the method may include connecting each of the plurality of radio boards is to its corresponding FPGA via an ethernet signal, an Universal Asynchronous Receiver/Transmitter (UART) signal, and at least one control signal.
  • UART Universal Asynchronous Receiver/Transmitter
  • each of the FPGAs corresponding to its respective MIMO radio boards is configured to receive one of the at least one control signal at one General-Purpose Input/Output (GPIO) pin and receive another of the at least one control signal at another GPIO pin either alone or in combination when two control signals are received, where one GPIO pin is a reset pin and another GPIO pin is a boot mode select pin.
  • GPIO General-Purpose Input/Output
  • the method may include connecting the secondary FPGA of the second MIMO radio board is to a primary FPGA of a third MIMO radio board, and connection the primary FPGA of the third MIMO radio board to a secondary FPGA of a fourth MIMO radio board.
  • the method where the secondary FPGA of the second MIMO radio board is connected to the primary FPGA of the third MIMO radio board via bidirectional communication lines where the bidirectional communication lines include at least one of an UART communication line and an ethernet communication line, the bidirectional communication lines including control information.
  • the method where the hub is connected to the first FPGA of the first radio board via an ethernet pin, an Universal Asynchronous Receiver/Transmitter (UART) pin, and at least one control pin or via bidirectional communication lines include at least one of an UART communication line and an ethernet communication line, the bidirectional communication lines including at least one control signal.
  • UART Universal Asynchronous Receiver/Transmitter
  • FIG. 1 is a diagram of a hub and MIMO radio boards according to an embodiment
  • Fig. 2 is a diagram of MIMO radio boards according to an embodiment
  • FIG. 3 is a diagram of a hub and MIMO radio boards according to embodiments.
  • Fig. 4 is flowchart representing a process of booting MIMO radio boards according to an embodiment.
  • Fig. 1 illustrates a hub and MIMO radio boards.
  • the hub 102 is connected to two FPGA 104 MIMO radio boards or radio cards, 106A, and 106B.
  • MIMO radio boards 106A and 106B are configured the same and are essentially identical but different MIMO radio boards. Generally, the difference between FPGA MIMO radio boards 106A and 106B may be the order in which they are configured.
  • Hub 102 may include two or more ethernet pins 102 and 104 for ethernet communication, two or more programmable logic pins 110 and 114 for loading and updating firmware including a bootloader.
  • the hub may have two or more GPIO pins where one GPIO pin is a reset pin and another GPIO pin is a boot mode select pin.
  • the hub 102 may be coupled with two or more MIMO radio boards.
  • the MIMO radio boards shown in Fig. 1 include MIMO radio board 106A and MIMO radio boards 106B.
  • MIMO radio board 106A includes ethernet connection pin 118A, uart connection pin 120A, and reset/boot mode pin 122A.
  • MIMO radio board 106B includes ethernet connection pin 118B, uart connection pin 120B, and reset/boot mode pin 122B.
  • the connection between radios 106A and 106B and hub 102 includes at least one control signal connected to a GPIO pin according to a reset mode or a boot mode.
  • the reset and/or boot mode connection is indicated at 122A for MIMO radio board 106A, and 122B for MIMO radio board 106B as described above.
  • Fig. 2 is a diagram of a MIMO radio blocks.
  • the four (4) blocks, each comprising two FPGAs and two MIMO radios, are shown in 202A-202D.
  • Each of the four blocks 202A-202D may be configured the same.
  • Elements in block 202A will be described. However, one skilled in the art should appreciate that the description of the elements in block 202A may be applied equally to corresponding elements in blocks 202B-202D.
  • Block 202A includes FPGA 204 corresponding to MIMO radio (R2R) 208, and FPGA 206 corresponding to MIMO radio (R2R) 210.
  • each MIMO radio board includes a respective FPGA.
  • Three connections between the radio (R2R) and its respective FPGA may be necessary.
  • R2R 208 includes connections for a uart 220, an ethernet connection 222 and at least one GPIO pin for a reset or boot mode 224.
  • FPGA 204 includes uart pin 216, ethernet pin 218, and reset/boot mode pin 220 corresponding to uart 220 ethernet connection 222 and at least one GPIO pin for a reset or boot mode 224 on R2R 208.
  • FPGA 204 may include connections to Quad Serial Peripheral Interface (QSPI) 212 for flash chip communication and Double Data Rate (DDR) memory 214.
  • QSPI 212 and DDR 214 may be implemented to store the boot loader.
  • R2R 210 includes connections for a uart 226, an ethernet connection 228 and at least one GPIO pin for a reset or boot mode 230.
  • FPGA 206 includes uart pin 232, ethernet pin 234, and at least one of a reset/boot mode pin 236 connected to reset/boot mode pin 230 on R2R 210.
  • FPGA 204 and FPGA 206 are connected via bidirectional communication pins.
  • uart and ethernet pins may be used for bidirectional communication between FPGA 204 and FPGA 206.
  • FPGA 206 may also include Quad Serial Peripheral Interface (QSPI) 238 for flash chip communication and Double Data Rate (DDR) memory 240.
  • QSPI Quad Serial Peripheral Interface
  • DDR Double Data Rate
  • a hub such as hub 104 shown in Fig. 1 may be connected to FPGA 204.
  • the hub may be connected to FPGA 204 via, uart 216, ethernet 218, and at least one reset/boot mode pin 220.
  • the hub may be connected to FPGA 204 via high speed ethernet connection, for example 10 Gigabit Ethernet Backplane at 242.
  • the hub may initiate a boot sequence in FPGA 204 to boot R2R 208 via a boot loader.
  • the hub may control FPGA to initiate the boot sequence in FPGA 206 to boot R2R 210.
  • the communication between FGPA 204 and FGPA 206 may be via uart pin 232 and ethernet pin 234 for bidirectional communication as described above. This would be an example where FPGA 204 is a primary FPGA 206 and is a secondary FPGA. Stated another way FPGA 204 would be the controller FPGA and FPGA 206 would be the controlled FPGA.
  • the hub may initiate the boot sequence such that the primary FPGA 204 boots R2R 208, and FPGA 204 controls initialization of the boot sequence in FPGA 206. This process may be extended to a primary FPGA in block 202B and secondary FPGA in block 202B, In addition, block 202B may be connected to block 202C etc. It can be seen the respective FGPA/MIMO radios may be connected in series.
  • Each FPGA has a logical connection that is independent of the physical connection. That is, there is a logical connection that is independent of where or in what order the radios are placed thus, providing flexibility in the configuration.
  • Block 202A illustrates a configuration of two sixteen (element) transmit/receive Ml MO radios resulting in a 32 element transmit/receive configuration.
  • each of the four blocks 202A-202D may be configured the same.
  • the description of the elements in block 202A may be applied equally to blocks 202B-202D.
  • block 202A may be chained together with another MIMO radio board (FPGA/R2R radio), and/or block 202A may be chained together with another block as such as block 202B, which may be chained to block 202C, which may be chained to block 202D and so on.
  • FPGA/R2R radio MIMO radio board
  • Block 202A, 202B, and 202D may be chained together in any combination.
  • the blocks may be chained together to increase the number of transmit/receive elements and/or chained together to initiate a boot sequence in a sequential order.
  • the blocks 202A through 202D may be configured as a 32 element transmit/receive blocks, and blocks 202A-202D may be chained together so that each MIMO radio may be booted in sequence.
  • chaining another block for example chaining block 202A to block 202B, may be done to increase form a 32 element transmit/receive configuration to a 64 element transmit/receive configuration.
  • FPGA 206 may be configured to communicate with a primary FPGA in block 202B.
  • the primary FPGA in block 202B may be connected to a secondary FPGA in block 202B. This would result in a 64 element transmit/receive configuration.
  • block 202B may be chained with block 202C to provide a 96 element transmit/receive configuration, and block 202D may be added to the chain to provide a 128 element transmit/receive configuration.
  • the above described techniques provide an efficient and flexible method to expand and manage the MIMO radio boards in a wireless communication system while overcoming the limited number of available pins.
  • Fig. 3 is a diagram of a hub and MIMO radio boards according to several embodiments.
  • Fig. 3 illustrates the configuration show in Fig. 1 and the configuration shown in Fig. 2.
  • the hub 102 may be connected to MIMO radios R2R 106A and R2R 106B. This configuration may be expanded in parallel coupling additional R2Rs with the hub 102.
  • the configuration 100 may be expanded in series where R2R radio boards 106A and 106B may connected to the hub as illustrated in 100 and then extended in series. That is, radio 106A may be coupled with primary FPG 204, and R2R radio board 106B may be connected to a primary FPGA of block 202B. This may be performed by connecting the hub 102 FPGA 104 (pins 108, 110, and a GPIO) to FPGA 204 (pins 216, 218, and 220). That is connecting eth 108 to eth 218, connecting pluart(O) 110 to uart 216, and connecting at least one control GPIO of the hub with reset/boot mode pin 220. Radio 106B may be similarly connected to block 202B.
  • the primary FPGA in block 202A may replace the hub connections to R2R 106A
  • the primary FPGA in block 202B may replace the hub connections to R2R 106B.
  • Each of Block 202A and block 202B may be expanded in series with additional MIMO radio boards or blocks, for example blocks 202C and 202D respectively.
  • the configuration in 100 may be expanded by adding block 202A as described above and adding block 202B to the hub 102 by connecting eth 112, pluart 114, and at least one control pin to the respective corresponding pins in the primary FPGA of block 202B.
  • blocks 202A and 202B may be connected to hub 102 in parallel where each of blocks 202A and 202B may be expanded in series as illustrated in block 202A.
  • eth 106A, uart 120A, and reset/boot mode pins 122A may be connected to eth 218, uart 216 and reset/boot mode pins 220.
  • eth 106B, uart 120B and reset/boot mode pins 122B may be connected to corresponding pins a of primary FPGA, thus allowing serial expansion.
  • the eth, uart, and one or more GPIO pins from the hub 102 to block 202A may be via a high speed ethernet connection 242, and block 202A may be connected to another MIMO radio board or another block via a high speed ethernet connection 244.
  • Fig. 4 is a flowchart representing a process of booting MIMO radio boards according to an embodiment. In some embodiments, one or more process blocks of Fig. 4 may be performed by an apparatus or a system.
  • process 400 may include communicating with at least a first Field Programmable Gate Array (FPGA) of a first MIMO radio board among a plurality of MIMO radio boards by a hub at 402.
  • the hub may communicate with at least a first FPGA of a first MIMO radio board among a plurality of MIMO radio boards, as described above.
  • the hub may include initializing a boot sequence in the first FPGA of the first MIMO radio board at 404.
  • a boot sequence may be initialized in the first FPGA of the first MIMO radio board at the hub, as described above.
  • process 400 may include the hub controlling the first FPGA of the first MIMO radio board to initialize the boot sequence in at least a second FPGA of a second MIMO radio board where the first and second MIMO radio boards connected via a first FPGA and second FPGA respectively at 406.
  • the hub may control the first FPGA of the first MIMO radio board to initialize the boot sequence in at least a second FPGA of a second MIMO radio board among the plurality of MIMO radio boards, the first and second MIMO radio boards being connected via a first FPGA and second FPGA respectively, as described above.
  • the initialization sequence may continue through each MIMO radio board sequentially.
  • Process 400 may include additional implementations, such as any single implementation or any combination of implementations described below and/or in connection with one or more other processes described elsewhere herein.
  • the plurality of MIMO radio boards are connected in series via the FPGA of the corresponding MIMO radio board at 408.
  • process 400 may include connecting each of the plurality of radio boards is to its corresponding FPGA via an ethernet signal, an Universal Asynchronous Receiver/Transmitter (UART) signal, and at least one control signal at 410.
  • ethernet an ethernet signal
  • UART Universal Asynchronous Receiver/Transmitter
  • each of the FPGAs corresponding to its respective MIMO radio boards is configured to receive one of the at least one control signal at one or more General- Purpose Input/Output (GPIO) pins and receive another of the at least one control signal at another GPIO pin either alone or in combination when two control signals are received, where one GPIO pin is a reset pin and another GPIO pin is a boot mode select pin at 412.
  • GPIO General- Purpose Input/Output
  • the first FPGA of the first MIMO radio board is a primary FPGA and the second FPGA of the second MIMO radio board is a secondary FPGA at 414.
  • process 400 may include connecting the secondary FPGA of the second MIMO radio board is to a primary FPGA of a third MIMO radio board, and connection the primary FPGA of the third MIMO radio board to a secondary FPGA of a fourth MIMO radio board at 416.
  • process 400 may include connecting the secondary FPGA of the second MIMO radio board to the primary FPGA of the third MIMO radio board via bidirectional communication lines wherein the bidirectional communication lines include at least one of a UART communication line and an ethernet communication line, the bidirectional communication lines including control information at 418.
  • a single processor, device or other unit may fulfill the functions of several items recited in the claims.
  • the mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.
  • Operations like acquiring, accessing, analyzing, capturing, comparing, determining, displaying, inputting, obtaining, outputting, providing, store or storing, calculating, simulating, receiving, warning, and stopping can be implemented as program code means of a computer program and/or as dedicated hardware.
  • a computer program may be stored and/or distributed on a suitable medium, such as an optical storage medium or a solid-state medium, supplied together with or as part of other hardware, but may also be distributed in other forms, such as via the Internet or other wired or wireless telecommunication systems.
  • a suitable medium such as an optical storage medium or a solid-state medium, supplied together with or as part of other hardware, but may also be distributed in other forms, such as via the Internet or other wired or wireless telecommunication systems.

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mobile Radio Communication Systems (AREA)

Abstract

Dans certaines mises en œuvre, un système de démarrage de carte radio à entrées multiples et sorties multiples (MIMO) peut comprendre une pluralité de cartes radio MIMO, chaque carte de la pluralité de cartes radio MIMO comprenant un réseau prédiffusé programmable par l'utilisateur (FPGA) et chaque carte de la pluralité de cartes radio MIMO étant connectée par l'intermédiaire de son FPGA respectif. De plus, le dispositif peut comprendre un concentrateur configuré pour : communiquer avec au moins un premier FPGA d'une première carte radio MIMO parmi la pluralité de cartes radio MIMO, initialiser une séquence de démarrage dans le premier FPGA de la première carte radio MIMO et commander le premier FPGA de la première carte radio MIMO pour initialiser la séquence de démarrage dans au moins un second FPGA d'une seconde carte radio MIMO parmi la pluralité de cartes radio MIMO, les première et seconde cartes radio MIMO étant respectivement connectées par l'intermédiaire des premier et second FPGA.
PCT/US2022/039052 2022-05-25 2022-08-01 Commande de démarrage de dispositif dans des radios mimo Ceased WO2023229622A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US202263345788P 2022-05-25 2022-05-25
US63/345,788 2022-05-25

Publications (1)

Publication Number Publication Date
WO2023229622A1 true WO2023229622A1 (fr) 2023-11-30

Family

ID=88919829

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2022/039052 Ceased WO2023229622A1 (fr) 2022-05-25 2022-08-01 Commande de démarrage de dispositif dans des radios mimo

Country Status (1)

Country Link
WO (1) WO2023229622A1 (fr)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120317180A1 (en) * 2011-06-07 2012-12-13 Syed Mohammad Amir Husain Zero Client Device With Multi-Boot Capability Supporting Multiple Zero Client Protocols
US20160219642A1 (en) * 2011-08-08 2016-07-28 Xirrus Inc. Modular wireless network access device
US20170085005A1 (en) * 2014-06-04 2017-03-23 Airrays Gmbh Modular antenna system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120317180A1 (en) * 2011-06-07 2012-12-13 Syed Mohammad Amir Husain Zero Client Device With Multi-Boot Capability Supporting Multiple Zero Client Protocols
US20160219642A1 (en) * 2011-08-08 2016-07-28 Xirrus Inc. Modular wireless network access device
US20170085005A1 (en) * 2014-06-04 2017-03-23 Airrays Gmbh Modular antenna system

Similar Documents

Publication Publication Date Title
US11775462B2 (en) Adaptive interface storage device with multiple storage protocols including NVMe and NVMe over fabrics storage devices
US8386764B2 (en) BIOS architecture
US12001376B2 (en) Adaptive interface high availability storage device
CN105911451A (zh) 芯片测试方法及装置
US9978418B2 (en) System and method for automated hardware compatibility testing
US11216284B2 (en) Multi-die and multi-core computing platform and booting method therefor
US11204775B2 (en) Automated bios platform configuration system
KR20250111078A (ko) Fpga+ssd의 50g 또는 100g 이더넷 속도를 지원하는 모듈러 시스템(스위치 보드들 및 미드 플레인)
US20230246913A1 (en) System and method for commissioning a network element
CN111026428A (zh) 能同时远程在线更新多个板卡中fpga固件程序的系统及方法
WO2023229622A1 (fr) Commande de démarrage de dispositif dans des radios mimo
CN119862147B (zh) 一种智能识别服务器配置及自适应配置PCIe带宽的方法及装置
CN112035137B (zh) 设备模型升级方法、装置、设备、服务器及存储介质
CN109240979A (zh) 数据处理芯片及led显示系统
CN107590086B (zh) 一种通讯连接装置及方法、通讯单板
CN117742735A (zh) 服务器的操作系统安装方法、装置、存储介质和电子装置
CN115664436B (zh) 天线调谐器的引脚电平状态控制方法、设备、介质及程序产品
CN110704089A (zh) 多cpld在线升级方法和装置
US10965526B2 (en) System and method for automatic transport connection of a network element
CN119065999A (zh) 基于多可编程逻辑的io扩展系统、方法、设备及介质
CN117743241A (zh) 通用串行总线usb背板
CN119441095A (zh) 基于接口拓展的角色适配装置和方法
CN115718633A (zh) 一种多配置机型机箱丝印更新方法、装置、终端及介质
CN114138301A (zh) 一种bios芯片在线更新的装置及服务器
CN113709208A (zh) 一种通过.net程序将大文件上传至ftp的方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22944005

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 22944005

Country of ref document: EP

Kind code of ref document: A1