WO2021190055A1 - Display substrate and preparation method therefor, display panel, and display device - Google Patents

Abstract

Provided are a display substrate and a preparation method therefor, a display panel, and a display device. The display substrate comprises a base substrate (1), the base substrate being provided with a display region and a non-display region, and the display substrate further comprises a data line metal layer (21), a first protective conductor layer (31), a passivation layer (4), and a connecting conductor layer (51) in the non-display region; the data line metal layer is provided on one side of the base substrate; the first protective conductor layer is provided on the side of the data line metal layer away from the base substrate; the passivation layer is provided on the side of the first protective conductor layer away from the base substrate, and a first through hole (41) is provided on the passivation layer; the connecting conductor layer is provided on the side of the passivation layer away from the base substrate, and the connecting conductor layer is connected to the first protective conductor layer by means of the first through hole such that the data line metal layer is conductively connected to the connecting conductor layer. The data line metal layer can be protected by the first protective conductor layer and prevented from being exposed to the air and from being in direct contact with other etchants which would cause harmful oxidation and corrosion. Thus, the metal bridging performance is improved.

Description

Display substrate and preparation method thereof, display panel and display device

cross reference

This disclosure claims the priority of a Chinese patent application entitled "Display substrate and its preparation method, display panel and display device" filed on March 27, 2020 with the application number 202010229483.8. The entire content of the Chinese patent application is fully incorporated by reference. Incorporated into this article.

Technical field

The present disclosure relates to the field of display technology, and in particular to a display substrate and a preparation method of the display substrate, a display panel including the display substrate, and a display device including the display panel.

Background technique

With the development of science and technology, people's requirements for display products are getting higher and higher. At present, in the peripheral area of the display substrate, different layers of metal need to be connected to each other through jumpers, but there is a risk of abnormally increasing contact resistance between the data line metal layer and the connecting conductor layer in this area, which affects the metal jumper performance.

Summary of the invention

The present disclosure provides a display substrate and a preparation method of the display substrate, a display panel including the display substrate, and a display device including the display panel.

The additional aspects and advantages of the present disclosure will be partly set forth in the following description, and partly will become apparent from the description, or may be learned through the practice of the present disclosure.

According to one aspect of the present disclosure, there is provided a display substrate, including a base substrate provided with a display area and a non-display area, and the display substrate in the non-display area further includes:

The data line metal layer is arranged on one side of the base substrate;

The first protective conductor layer is arranged on the side of the data line metal layer away from the base substrate, and the orthographic projection of the first protective conductor layer on the base substrate is in line with the data line metal layer The orthographic projections on the base substrate at least partially overlap;

The passivation layer is provided on a side of the first protective conductor layer away from the base substrate, and a first via is provided on the passivation layer;

The connecting conductor layer is provided on the side of the passivation layer away from the base substrate, and the connecting conductor layer is connected to the first protective conductor layer through the first via hole so that the data line metal The layer is conductively connected to the connecting conductor layer.

In an exemplary embodiment of the present disclosure, the display substrate in the non-display area further includes:

The gate metal layer is provided on one side of the base substrate, and the orthographic projection of the gate metal layer on the base substrate and the orthographic projection of the data line metal layer on the base substrate do not cross each other Stack

The gate insulating layer is disposed on the side of the gate metal layer away from the base substrate, the gate insulating layer is provided with a third via hole, and the data line metal layer is located far from the gate insulating layer. Said one side of the base substrate;

The passivation layer is provided on a side of the gate insulating layer away from the base substrate, a second via is provided on the passivation layer, and the connecting conductor layer passes through the second via and the The third via hole is connected to the gate metal layer.

In an exemplary embodiment of the present disclosure, the display substrate in the non-display area further includes:

The gate metal layer is provided on one side of the base substrate, and the orthographic projection of the gate metal layer on the base substrate and the orthographic projection of the data line metal layer on the base substrate do not cross each other Stack

The gate insulating layer is disposed on the side of the gate metal layer away from the base substrate, the gate insulating layer is provided with a third via hole, and the data line metal layer is located far from the gate insulating layer. Said one side of the base substrate;

The first protective conductor layer extends to a side of the gate insulating layer away from the base substrate, and the first protective conductor layer is connected to the gate metal layer through the third via hole.

In an exemplary embodiment of the present disclosure, the display substrate in the non-display area further includes:

The gate metal layer is provided on one side of the base substrate, and the orthographic projection of the gate metal layer on the base substrate and the orthographic projection of the data line metal layer on the base substrate do not cross each other Stack

The gate insulating layer is disposed on the side of the gate metal layer away from the base substrate, the gate insulating layer is provided with a third via hole, and the data line metal layer is located far from the gate insulating layer. Said one side of the base substrate;

The second protective conductor layer is provided on a side of the gate insulating layer away from the base substrate, and the second protective conductor layer is connected to the gate metal layer through the third via;

The passivation layer is provided on a side of the second protective conductor layer away from the base substrate, a second via is provided on the passivation layer, and the connecting conductor layer passes through the second via It is connected to the second protective conductor layer to make the gate metal layer and the connection conductor layer conductively connected.

In an exemplary embodiment of the present disclosure, the first protective conductor layer and the second protective conductor layer are formed of the same layer and the same material, and the first protective conductor layer is connected to the second protective conductor layer As one; or

The first protective conductor layer and the second protective conductor layer are formed of the same layer and the same material, and a space is provided between the first protective conductor layer and the second protective conductor layer.

In an exemplary embodiment of the present disclosure, the display substrate in the display area includes:

The first electrode is provided on one side of the base substrate, and the side of the first electrode away from the base substrate is provided with the passivation layer;

The second electrode is provided on the side of the passivation layer away from the base substrate;

Wherein, the first electrode and the first protective conductor layer are formed of the same layer and the same material, and the second electrode and the connecting conductor layer are formed of the same layer and the same material.

In an exemplary embodiment of the present disclosure, the first electrode is a pixel electrode, and the second electrode is a slit electrode, and is used to form a multi-dimensional electric field with the first electrode.

In an exemplary embodiment of the present disclosure, the display substrate in the display area further includes:

The gate is provided on one side of the base substrate, and the gate insulating layer is provided on the side of the gate away from the base substrate;

The active layer is provided on the side of the gate insulating layer away from the base substrate;

The source and drain are provided on the side of the active layer away from the base substrate and on the side of the first electrode close to the base substrate. The source and drain include a source and a drain. Electrode, the source electrode is directly connected to the first electrode;

Wherein, the source and drain electrodes are formed of the same layer and the same material as the data line metal layer; the gate and the gate metal layer are formed of the same layer and the same material.

In an exemplary embodiment of the present disclosure, the material of the data line metal layer and the gate metal layer is metallic copper.

According to one aspect of the present disclosure, there is provided a method for manufacturing a display substrate, including:

Providing a base substrate with a display area and a non-display area;

Forming a data line metal layer on the non-display area of the base substrate;

A first protective conductor layer is formed on the side of the data line metal layer away from the base substrate, and the orthographic projection of the first protective conductor layer on the base substrate is at the same position as the data line metal layer. The orthographic projections on the base substrate at least partially overlap;

Forming a passivation layer on the side of the first protective conductor layer away from the base substrate, and patterning the passivation layer to form a first via;

A connecting conductor layer is formed on the side of the passivation layer away from the base substrate, and the connecting conductor layer is connected to the first protective conductor layer through the first via hole so that the data line metal layer Conductive connection with the connecting conductor layer.

In an exemplary embodiment of the present disclosure, before forming the data line metal layer, the preparation method further includes:

A gate metal layer is formed in the non-display area of the base substrate, and the orthographic projection of the gate metal layer on the base substrate and the orthographic projection of the data line metal layer on the base substrate do not cross each other Stack

A gate insulating layer is formed on a side of the gate metal layer away from the base substrate, and the data line metal layer is formed on a side of the gate insulating layer away from the base substrate.

In an exemplary embodiment of the present disclosure, the passivation layer is further formed on a side of the gate insulating layer away from the base substrate; while the first via is formed, the A second via is formed on the passivation layer and a third via is formed on the gate insulating layer, so that the connecting conductor layer is connected to the gate metal layer through the second via and the third via.

In an exemplary embodiment of the present disclosure, after forming the gate insulating layer, the preparation method further includes:

Patterning the gate insulating layer to form a third via;

While forming the first protective conductor layer, a second protective conductor layer is formed on the side of the gate insulating layer away from the base substrate, and the second protective conductor layer passes through the third via hole and The gate metal layer connection;

The passivation layer is also formed on a side of the second protective conductor layer away from the base substrate; while forming the first via hole, a second via hole is formed on the passivation layer, The connecting conductor layer is connected to the second protective conductor layer through the second via hole.

In an exemplary embodiment of the present disclosure, the first protective conductor layer and the second protective conductor layer are connected as a whole, or the first protective conductor layer and the second protective conductor layer are arranged between There are compartments.

In an exemplary embodiment of the present disclosure, after forming the gate insulating layer, the preparation method further includes:

Patterning the gate insulating layer to form a third via;

The first protective conductor layer is also formed on a side of the gate insulating layer away from the base substrate, and the first protective conductor layer is connected to the gate metal layer through the third via hole.

In an exemplary embodiment of the present disclosure, while forming the first protective conductor layer, a first electrode is formed on one side of the display area of the base substrate, and the first electrode is a pixel electrode, And the passivation layer is formed on the side of the first electrode away from the base substrate;

While forming the connecting conductor layer, a second electrode is formed on the side of the passivation layer of the display area away from the base substrate, and the second electrode is a common electrode.

According to an aspect of the present disclosure, there is provided a display panel including the display substrate described in any one of the above.

According to an aspect of the present disclosure, there is provided a display device including the display panel described in any one of the above.

Description of the drawings

The above-mentioned and other features and advantages of the present disclosure will become more apparent by describing the exemplary embodiments thereof in detail with reference to the accompanying drawings.

FIG. 1 is a schematic diagram of the structure of a non-display area of a display substrate in the related art;

2 is a schematic structural diagram of an exemplary embodiment of a non-display area of a display substrate of the present disclosure;

3 is a schematic diagram of the structure in FIG. 2 when the connecting conductor layer and the alignment film have not been formed;

4 is a schematic structural diagram of another exemplary embodiment of a non-display area of a display substrate of the present disclosure;

5 is a schematic structural diagram of another exemplary embodiment of a non-display area of a display substrate of the present disclosure;

6 is a schematic structural view of still another exemplary embodiment of a non-display area of a display substrate of the present disclosure;

FIG. 7 is a schematic structural diagram of an exemplary embodiment of a display area of a display substrate of the present disclosure;

FIG. 8 is a schematic block diagram of the flow of an exemplary embodiment of a method for preparing a substrate according to the present disclosure.

The reference signs of the main components in the figure are explained as follows:

1. Substrate;

21. Data line metal layer; 221, source electrode; 222, drain electrode;

31. The first protective conductor layer; 32. The second protective conductor layer; 33. The first electrode;

4. Passivation layer; 41. The first via; 42, the second via;

51. Connect the conductor layer; 52. The second electrode;

61. Gate metal layer; 62. Gate;

7. Gate insulating layer; 71. The third via;

8. Active layer; 9. Alignment film.

Detailed ways

Example embodiments will now be described more fully with reference to the accompanying drawings. However, the example embodiments can be implemented in various forms, and should not be construed as being limited to the embodiments set forth herein; on the contrary, these embodiments are provided so that the present disclosure will be comprehensive and complete, and fully convey the concept of the example embodiments To those skilled in the art. The same reference numerals in the figures indicate the same or similar structures, and thus their detailed descriptions will be omitted.

1 shows a schematic diagram of the structure of the non-display area of the display substrate in the related art shown in FIG. 1; a gate metal layer 61 is provided on one side of the base substrate 1, and a side of the gate metal layer 61 away from the base substrate 1 is provided The gate insulating layer 7 is provided with a third via 71 on the gate insulating layer 7, a data line metal layer 21 is provided on the side of the gate insulating layer 7 away from the base substrate 1, and the data line metal layer 21 is on the base substrate The orthographic projection on 1 and the orthographic projection of the gate metal layer 61 on the base substrate 1 do not overlap each other. A passivation layer 4 is provided on the side of the data line metal layer 21 and the gate insulating layer 7 away from the base substrate 1, and a first via 41 and a second via are provided on the passivation layer 4. A connecting conductor layer 51 is provided on the side of the passivation layer 4 away from the base substrate 1. The connecting conductor layer 51 is connected to the data line metal layer 21 through the first via 41, and the connecting conductor layer 51 passes through the second via and the first via. The three vias are connected to the gate metal layer 61.

After the data line metal layer 21 is formed on the display substrate, other film layers need to be formed before the passivation layer 4 is formed. In this process, the third via 71 on the gate insulating layer 7 in the non-display area and the second via 42 on the passivation layer 4 can be formed by one photolithography process. Therefore, in this process, the gate metal layer 61 There is always the protection of the gate insulating layer 7, which reduces the possibility of oxidation and corrosion of the gate metal layer. Since the data line metal layer 21 is exposed to the air on the surface away from the base substrate 1, the probability of oxidation is significantly increased, and the lotion used when forming other film layers in this process can directly contact the data line metal layer. This increases the risk of the data line metal layer 21 being corroded, resulting in an abnormal increase in the contact resistance between the data line metal layer 21 and the connecting conductor layer 51, which affects the subsequent bridging performance with the gate metal layer 61.

In some embodiments of the present disclosure, a display substrate is provided. Refer to the structural schematic diagrams of an exemplary embodiment of the non-display area of the display substrate of the present disclosure shown in FIGS. 2-6; the display substrate may include a base substrate 1, a data The wire metal layer 21, the first protective conductor layer 31, the passivation layer 4, and the connecting conductor layer 51; the data wire metal layer 21 is provided on one side of the base substrate 1; the first protective conductor layer 31 is provided on the data On the side of the wire metal layer 21 away from the base substrate 1, the orthographic projection of the first protective conductor layer 31 on the base substrate 1 and the orthographic projection of the data wire metal layer 21 on the base substrate 1 at least partially overlap The passivation layer 4 is provided on the side of the first protective conductor layer 31 away from the base substrate 1, the passivation layer 4 is provided with a first via 41; the connecting conductor layer 51 is provided on the On the side of the passivation layer 4 away from the base substrate 1, the connecting conductor layer 51 is connected to the first protective conductor layer 31 through the first via 41.

The embodiments of the present disclosure will be described in further detail below with reference to the accompanying drawings.

Refer to FIG. 2 and FIG. 3 for structural schematic diagrams of an exemplary embodiment of the non-display area of the display substrate of the present disclosure.

In this exemplary embodiment, a gate metal layer 61 is provided on the base substrate 1, a gate insulating layer 7 is provided on the side of the gate metal layer 61 away from the base substrate 1, and a gate insulating layer 7 is provided on the gate insulating layer 7. The three vias 71 are provided with a data line metal layer 21 on the side of the gate insulating layer 7 away from the base substrate 1. The orthographic projection of the data line metal layer 21 on the base substrate 1 and the gate metal layer 61 on the base substrate The orthographic projections on 1 do not overlap each other. A first protective conductor layer 31 is provided on the side of the data line metal layer 21 away from the base substrate 1. The orthographic projection of the first protective conductor layer 31 on the base substrate 1 and the data line metal layer 21 on the base substrate 1 The orthographic projections on the upper part overlap at least partially, that is, the first protective conductor layer 31 at least partially covers the area of the data line metal layer 21 exposed by the first via 41. Further, the first protective conductor layer 31 may completely cover the data line metal layer. The area of the layer 21 exposed by the first via 41. A passivation layer 4 is provided on the side of the first protective conductor layer 31 and the gate insulating layer 7 away from the base substrate 1, and a first via 41 and a second via 43 are provided on the passivation layer 4. The second via 42 and the third via 71 are in communication. A connecting conductor layer 51 is provided on the side of the passivation layer 4 away from the base substrate 1. The connecting conductor layer 51 is connected to the first protective conductor layer 31 through the first via 41, and the first protective conductor layer 31 can conduct electricity, thereby The connection conductor layer 51 and the data line metal layer 21 can be electrically connected. The connecting conductor layer 51 is connected to the gate metal layer 61 through the second via 42 and the third via 71.

In at least one embodiment of this example, the gate insulating layer 7 and the passivation layer 4 can be made of materials with similar properties, and the materials with similar properties can be patterned by etching with the same etching solution, so that only one photolithography can be used. The process forms a second via 42 on the passivation layer 4 and a third via 71 on the gate insulating layer 7. Therefore, before the second via 42 is formed, the surface of the gate metal layer 61 away from the base substrate 1 is covered by the gate insulating layer 7, so there is no need to provide a protective conductor layer to protect the gate metal layer 61, that is, the first protective conductor. The orthographic projection of the layer 31 on the base substrate 1 and the orthographic projection of the gate metal layer 61 on the base substrate 1 do not overlap. The above-mentioned similar properties means that the same etching agent can be used for etching. For example, silicon oxide, silicon nitride, a mixture of silicon oxide and silicon nitride are all materials with similar properties.

However, in other exemplary embodiments of the present disclosure, the material properties for forming the gate insulating layer 7 and the passivation layer 4 are quite different, and cannot be etched by the same etchant, that is, the gate cannot be etched by only one photolithography process. The third via 71 is formed on the insulating layer 7 and the second via 42 is formed on the passivation layer 4. It is necessary to form the third via 71 on the gate insulating layer 7 and then form the second via on the passivation layer 4. Two through holes 44. At this time, the part of the surface of the gate insulating layer 7 away from the base substrate 1 is exposed to the air because the third via 71 has been formed, and may be oxidized and corroded. It is necessary to introduce a protective conductor layer on the gate metal layer 61. Protect it. The following three example embodiments are specific descriptions of the structure of the non-display area of the display substrate in this case.

Refer to FIG. 4 for a schematic structural view of another exemplary embodiment of the non-display area of the display substrate of the present disclosure.

In this exemplary embodiment, a gate metal layer 61 is provided on the base substrate 1, a gate insulating layer 7 is provided on the side of the gate metal layer 61 away from the base substrate 1, and a gate insulating layer 7 is provided on the gate insulating layer 7. The three vias 71 are provided with a data line metal layer 21 on the side of the gate insulating layer 7 away from the base substrate 1. The orthographic projection of the data line metal layer 21 on the base substrate 1 and the gate metal layer 61 on the base substrate The orthographic projections on 1 do not overlap each other. A first protective conductor layer 31 is provided on the side of the data line metal layer 21 away from the base substrate 1. The orthographic projection of the first protective conductor layer 31 on the base substrate 1 and the data line metal layer 21 on the base substrate 1 The orthographic projection on the base substrate at least partially overlaps, and a first protective conductor layer 31 is also provided on the side of the gate insulating layer 7 away from the base substrate 1, and the orthographic projection of the first protective conductor layer 31 on the base substrate 1 and The orthographic projection of the gate metal layer 61 on the base substrate 1 at least partially overlaps, that is, the first protective conductor layer 31 at least partially covers the area of the gate metal layer 61 exposed by the third via 71, and the first protective conductor layer 31 It is connected to the gate metal layer 61 through the third via 71. Further, the first protective conductor layer 31 may also completely cover the area of the gate metal layer 61 exposed by the third via 71.

The data line metal layer 21 and the gate metal layer 61 are connected through the first protective conductor layer 31. A passivation layer 4 is provided on the side of the first protective conductor layer 31 away from the base substrate 1, and a first via 41 is provided on the passivation layer 4. A connecting conductor layer 51 is provided on the side of the passivation layer 4 away from the base substrate 1. The connecting conductor layer 51 is connected to the first protective conductor layer 31 through the first via 41, and the first protective conductor layer 31 can conduct electricity, thereby The data line metal layer 21 and the gate metal layer 61 are electrically connected through the connecting conductor layer 51 and the first protective conductor layer 31.

In addition, it should be noted that, referring to the schematic diagram of another exemplary embodiment of the non-display area of the display substrate of the present disclosure shown in FIG. 5. On the basis of the example embodiment in FIG. 3, a second via 42 is provided on the passivation layer 4, and the connecting conductor layer 51 is connected to the first protective conductor layer 31 through the second via 42 to realize multiple overlapping modes , Reduce the lap resistance and improve the reliability of the lap.

Refer to FIG. 6 for a schematic structural view of another exemplary embodiment of the non-display area of the display substrate of the present disclosure.

In this exemplary embodiment, a gate metal layer 61 is provided on the base substrate 1, a gate insulating layer 7 is provided on the side of the gate metal layer 61 away from the base substrate 1, and a gate insulating layer 7 is provided on the gate insulating layer 7. The three vias 71 are provided with a data line metal layer 21 on the side of the gate insulating layer 7 away from the base substrate 1. The orthographic projection of the data line metal layer 21 on the base substrate 1 and the gate metal layer 61 on the base substrate The orthographic projections on 1 do not overlap each other. A first protective conductor layer 31 is provided on the side of the data line metal layer 21 away from the base substrate 1. The orthographic projection of the first protective conductor layer 31 on the base substrate 1 and the data line metal layer 21 on the base substrate 1 The orthographic projections on at least partially overlap. A second protective conductor layer 32 is provided on the side of the gate insulating layer 7 away from the base substrate 1, and the second protective conductor layer 32 is connected to the gate metal layer 61 through a third via 71, and the second protective conductor layer 32 is The orthographic projection on the base substrate 1 and the orthographic projection of the gate metal layer 61 on the base substrate 1 at least partially overlap, that is, the second protective conductor layer 32 at least partially covers the gate metal layer 61 exposed by the third via 71 Furthermore, the second protective conductor layer 32 may also completely cover the area of the gate metal layer 61 exposed by the third via 71. The first protective conductor layer 31 and the second protective conductor layer 32 are formed by the same patterning process. A passivation layer 4 is provided on the side of the first protective conductor layer 31 and the second protective conductor away from the base substrate 1, and a first via 41 and a second via 42 are provided on the passivation layer 4. A connecting conductor layer 51 is provided on the side of the passivation layer 4 away from the base substrate 1. The connecting conductor layer 51 is connected to the first protective conductor layer 31 through the first via 41, and the first protective conductor layer 31 can conduct electricity, thereby The connection conductor layer 51 and the data line metal layer 21 can be electrically connected. The connecting conductor layer 51 is connected to the second protective conductor layer 32 through the second via hole 42, and the second protective conductor layer 32 can conduct electricity, so that the connecting conductor layer 51 and the gate metal layer 61 can be electrically connected.

In the various example embodiments described above, the alignment film 9 is provided on the side of the connecting conductor layer 51 away from the base substrate 1.

The structure of the display area of the display substrate of the present disclosure will be described in detail below.

Refer to FIG. 7 for a schematic structural diagram of an exemplary embodiment of the display area of the display substrate of the present disclosure.

In this example embodiment, the display substrate in the display area may include a gate 62, a gate insulating layer 7, an active layer 8, a source electrode 221, a drain electrode 222, a first electrode 33, a passivation layer 4, and a second electrode 52. . Specifically: a gate 62 is provided on one side of the base substrate 1, a gate insulating layer 7 is provided on the side of the gate 62 away from the base substrate 1 and the side of the base substrate 1, and the gate insulating layer 7 is far away from the base substrate 1. An active layer 8 is provided on one side of the base substrate 1, and a source electrode 221 and a drain electrode 222 are provided on the side of the active layer 8 away from the base substrate 1. The source electrode 221 and the drain electrode 222 are electrically connected to the active layer respectively . A first electrode 33 is provided on the side of the source electrode 221 away from the base substrate 1, the source electrode 221 and the first electrode 33 are directly overlapped, and the drain electrode 222 is electrically connected to the data line (not shown in the figure) to input to the pixel unit Pixel signal. A passivation layer 4 is provided on the side of the first electrode 33 away from the base substrate 1, and a second electrode 52 is provided on the side of the passivation layer 4 away from the base substrate 1. An alignment film 9 is provided on one side of one surface of the substrate 1. It should be noted that the source electrode 221 and the first electrode 33 directly overlap, which means that at least part of the first electrode 33 is formed on the surface of the source electrode 221 away from the base substrate 1.

In some embodiments, the display substrate is used for a liquid crystal display panel, and the display mode is Advanced Super Dimension Switch (ADS), where the first electrode 33 may be a slit electrode or a plate shape. The second electrode 52 can be a slit electrode. The electric field generated by the edge of the slit electrode in the same plane and the electric field between the slit electrode layer and the plate electrode layer form a multi-dimensional electric field, so that the gap between the slit electrodes in the liquid crystal cell , All oriented liquid crystal molecules directly above the electrode can be rotated to achieve display. In some embodiments, the source electrode 221 and the drain electrode 222 are formed of the same layer and the same material as the data line metal layer 21, and the gate 62 and the gate metal layer 61 are formed of the same layer and the same material. The first electrode 33 may be a pixel electrode, and the second electrode 52 may be a common electrode. In order to reduce the space occupied by signal connection, the first electrode 33 and the source electrode 221 may be directly connected, as shown in FIG. 7, for example, The first electrode 33 at least partially covers the surface of the source electrode 221 away from the base substrate 1 to achieve an effective electrical connection between the two, and at the same time can optimize the pixel aperture ratio, thereby improving the transmittance of the display product. Since the source electrode 221 and the drain electrode 222 are formed of the same layer and the same material as the data line metal layer 21, and the first electrode 33 is directly formed on the surface of the source and drain electrodes away from the base substrate 1, the first electrode 33 and the first protective conductor The layer 31 and the second protective conductor layer 32 may be formed of the same layer and the same material. Similarly, the second electrode 52 and the connecting conductor layer 51 may also be formed of the same layer and the same material. It should be noted that the formation of the same layer and the same material mentioned here refers to the formation of patterns by using the same material in the same patterning process. Multiple structures with different functions can be formed through the same patterning process, and various functional requirements of the product can be met without increasing the process flow, which not only saves manpower and material resources, but also improves product performance.

In some embodiments, the material of the gate 62, the source 221, the drain 222, the data line metal layer 21, and the gate metal layer 61 may be metallic copper. Using copper with better signal transmission performance to fabricate the gate 62, the source and drain 22, the data line metal layer 21 and the gate metal layer 61 can increase the refresh rate; but because the nature of copper is more active, when exposed to the air Or when it is in direct contact with other etching agents, poor metal corrosion will occur. The first protective conductor layer 31, the gate insulating layer 7, and the second protective conductor layer 32 can protect the metal copper from exposure to the air or direct contact with other etching agents, and prevent the conductor layer 51 from being connected to the data line. The contact resistance between the metal layer 21 and the gate metal layer 61 is abnormally increased, which improves the metal bridge performance.

In some embodiments of the present disclosure, a method for preparing a display substrate is also provided. Referring to the schematic flow diagram of an exemplary embodiment of the method for preparing a display substrate of the present disclosure shown in FIG. 8, the preparation method includes the following steps:

Step S10, providing a base substrate 1 with a display area and a non-display area;

Step S20, forming a data line metal layer 21 on the non-display area of the base substrate 1;

In step S30, a first protective conductor layer 31 is formed on the side of the data line metal layer 21 away from the base substrate 1. The orthographic projection of the first protective conductor layer on the base substrate and the The orthographic projection of the data line metal layer on the base substrate at least partially overlaps;

Step S40, forming a passivation layer 4 on the side of the first protective conductor layer 31 away from the base substrate 1, and patterning the passivation layer 4 to form a first via 41;

In step S50, a connecting conductor layer 51 is formed on the side of the passivation layer 4 away from the base substrate 1, and the connecting conductor layer 51 passes through the first via 41 and the first protective conductor layer 31 It is connected to make the data line metal layer 21 and the connecting conductor layer 51 conductively connected.

Hereinafter, each step of the method for preparing the display substrate of the present disclosure will be described in detail.

A base substrate 1 is provided, and the base substrate 1 may be a glass substrate. The base substrate 1 is provided with a display area and a non-display area; a display structure is formed in the display area, and a binding structure, various circuits, etc. are formed in the non-display area.

A gate material layer is formed on the base substrate 1 through processes such as evaporation or sputtering, and the gate material layer is patterned so that the gate material layer forms a gate 62 in the display area and a gate 62 in the non-display area. Metal layer 61.

A gate insulating layer 7 is formed on the side of the gate 62 and the gate metal layer 61 away from the base substrate 1. Among them, if the material for forming the gate insulating layer 7 and the material properties of the passivation layer 4 to be formed later are quite different and cannot be etched by the same etchant, it is necessary to pattern the part of the gate insulating layer 7 in the non-display area Chemical treatment to form a third via 71.

An active layer 8 is formed on the side of the gate insulating layer 7 away from the base substrate 1, and a source and drain material layer is formed on the side of the active layer 8 away from the base substrate 1 through evaporation or sputtering processes, and the source The drain material layer is patterned to form a source electrode 221 and a drain electrode 222 in the display area, wherein the source electrode 221 and the drain electrode 222 are electrically connected to the active layer, respectively. A data line metal layer 21 is formed on the side of the gate insulating layer 7 away from the base substrate 1. Of course, the data line metal layer 21 and the source electrode 221 and the drain electrode 222 can also be formed of the same layer and the same material, that is, in the display area and the non-display area. The first conductive material layer is formed in all regions, and then the first conductive material layer is patterned once to form the source electrode 221, the drain electrode 222 and the data line metal layer 21 at the same time.

A first electrode material layer is formed on the side of the source electrode 221 and the drain electrode 222 away from the base substrate 1, and the first electrode material layer is patterned to form the first electrode 33 in the display area. The source electrode 221 and the first electrode 33 are directly connected, and the drain electrode 222 is electrically connected to a data line (not shown in the figure) to input pixel signals to the pixel unit. A first protective conductor layer 31 is formed on the side of the data line metal layer 21 away from the base substrate 1, or a first protective conductor layer 31 and a second protective conductor are formed on the side of the data line metal layer 21 away from the base substrate 1. Layer 32. It should be noted that the first electrode 33, the first protective conductor layer 31, and the second protective conductor layer 32 can also be formed of the same layer and the same material, that is, the first electrode material layer is formed in the display area and the non-display area, and then the first electrode material layer is formed in the display area and the non-display area. An electrode material layer is subjected to a patterning process once to form the first electrode 33 in the display area, and at the same time to form the first protective conductor layer 31 and the second protective conductor layer 32 in the non-display area.

Specifically: a number of exemplary embodiments corresponding to the structure of the non-display area of the display substrate described above, one is that the first protective conductor layer 31 is provided only on the side of the data line metal layer 21 away from the base substrate 1, namely The orthographic projection of the first protective conductor layer 31 on the base substrate 1 and the orthographic projection of the data line metal layer 21 on the base substrate 1 at least partially overlap, and the first protective conductor layer 31 at least partially covers the data line metal layer 21 The area exposed by the first via 41, further, the first protective conductor layer 31 may also completely cover the area exposed by the first via 41 of the data line metal layer 21.

The other is that the first protective conductor layer 31 also extends to the area where the gate metal layer 61 is located, that is, the orthographic projection of the first protective conductor layer 31 on the base substrate 1 and the data line metal layer 21 on the base substrate 1 While the orthographic projections at least partially overlap, the orthographic projection of the first protective conductor layer 31 on the base substrate 1 also at least partially overlaps the orthographic projection of the gate metal layer 61 on the base substrate 1. In other words, the first protective conductor The layer 31 at least partially covers the area of the data line metal layer 21 exposed by the first via 41, and at least partially covers the area of the gate metal layer 61 exposed by the third via 71. Further, the first protective conductor layer 31 can also completely cover the area of the data line metal layer 21 exposed by the first via 41. Similarly, the first protective conductor layer 31 can also completely cover the third area of the gate metal layer 61. The exposed area of the via 71.

Another is that a first protective conductor layer 31 is provided on the side of the data line metal layer 21 away from the base substrate 1, and a second protective conductor layer 32 is provided on the side of the gate metal layer 61 away from the base substrate 1. The first protective conductor layer 31 and the second protective conductor layer 32 are not connected to each other, that is, a space is provided between the two. In this case, the orthographic projection of the first protective conductor layer 31 on the base substrate 1 At least partially overlaps with the orthographic projection of the data line metal layer 21 on the base substrate 1, that is, the first protective conductor layer 31 at least partially covers the area of the data line metal layer 21 exposed by the first via 41, and further, the first A protective conductor layer 31 can also completely cover the area exposed by the first via 41 of the data line metal layer 21; the orthographic projection of the second protective conductor layer 32 on the base substrate 1 and the gate metal layer 61 on the base substrate 1 The orthographic projections above overlap at least partially, that is, the second protective conductor layer 32 at least partially covers the area of the gate metal layer 61 exposed by the third via 71. In addition, the second protective conductor layer 32 may also completely cover the gate metal layer 61. The area exposed by the third via 71.

The passivation layer 4 is formed on the side of the first protective conductor layer 31 away from the base substrate 1, or on the side of the first protective conductor layer 31 and the second protective conductor layer 32 away from the base substrate 1. 4 Perform a patterning process to form the first via 41, or perform a patterning process on the passivation layer 4 to form the first via 41 and the second via 42 respectively.

Specifically, a number of exemplary embodiments corresponding to the structure of the non-display area of the display substrate described above, one is that only one side of the data line metal layer 21 is provided with the first protective conductor layer 31. The other is to provide a first protective conductor layer 31 on one side of the data line metal layer 21 and a second protective conductor layer 32 on one side of the gate metal layer 61. In both cases, the first via 41 and the second via 42 can be formed on the passivation layer 4. The first via 41 is connected to the first protective conductor layer 31, and the second via 42 is connected to the second protective conductor. Conductor layer 32 or gate metal layer 61. Another is that the first protective conductor layer 31 also extends to the area where the gate metal layer 61 is located. In this case, only the first via 41 or the second via 42 may be formed on the passivation layer 4. The via 41 or the second via 42 is connected to the first protective conductor layer 31. Of course, in this case, the first via 41 and the second via 42, and the first via 41 and the second via can also be formed at the same time. 42 are all connected to the first protective conductor layer 31, thereby realizing multiple overlapping modes, reducing the overlapping resistance, and improving the reliability of the overlapping.

In addition, it should be noted that when the material for forming the gate insulating layer 7 is similar to the material for forming the passivation layer 4, while the first via 41 and the second via 42 are formed on the passivation layer 4, A third via hole needs to be formed on the gate insulating layer 7.

A second electrode material layer is formed on the side of the passivation layer 4 away from the base substrate 1, and the second electrode material layer is patterned to form a second electrode in the display area and a connecting conductor layer 51 in the non-display area .

Specifically: in one case, the connecting conductor layer 51 is connected to the first protective conductor layer 31 through the first via 41, and the connecting conductor layer 51 is connected to the gate metal layer 61 through the second via 42 and the third via 71 . In another case, the connecting conductor layer 51 is connected to the first protective conductor layer 31 through the first via 41. In another case, the connecting conductor layer 51 is connected to the first protective conductor layer 31 through the first via 41, and the connecting conductor layer 51 is connected to the second protective conductor layer 32 through the second via 42. In addition, the connecting conductor layer 51 may also be connected to the first protective conductor layer 31 through the first via 41 and the second via 42 respectively.

Further, the present disclosure also provides a display panel, which includes the above-mentioned display substrate. The specific structure of the display substrate has been described in detail above, so it will not be repeated here.

Compared with the prior art, the beneficial effects of the display panel provided by the embodiments of the present disclosure are the same as the beneficial effects of the display substrate provided by the above-mentioned embodiments, and will not be repeated here.

Further, the present disclosure also provides a display device, which includes the above-mentioned display panel. The specific type of the display device is not particularly limited. The types of display devices commonly used in the field can be used, such as liquid crystal displays, OLED displays, mobile devices such as mobile phones, wearable devices such as watches, VR devices, etc. The personnel can make a corresponding selection according to the specific purpose of the display device, which will not be repeated here.

It should be noted that, in addition to the display panel, the display device also includes other necessary components and components. Taking the display as an example, specific examples include a housing, a circuit board, a power cord, etc. The specific usage requirements shall be supplemented accordingly, which will not be repeated here.

Compared with the prior art, the beneficial effects of the display device provided by the embodiments of the present disclosure are the same as the beneficial effects of the display substrate provided by the above-mentioned embodiments, and will not be repeated here.

The features, structures, or characteristics described above can be combined in one or more embodiments in any suitable manner. If possible, the features discussed in each embodiment are interchangeable. In the above description, many specific details are provided to give a sufficient understanding of the embodiments of the present disclosure. However, those skilled in the art will realize that the technical solutions of the present disclosure can be practiced without one or more of the specific details, or other methods, components, materials, etc. can be used. In other cases, well-known structures, materials, or operations are not shown or described in detail to avoid obscuring aspects of the present disclosure.

Although relative terms such as "up" and "down" are used in this specification to describe the relative relationship between one component of an icon and another component, these terms are used in this specification only for convenience, for example, according to the drawings. The direction of the example described. It can be understood that if the device of the icon is turned over and turned upside down, the component described as "upper" will become the "lower" component. When a structure is “on” another structure, it may mean that a certain structure is integrally formed on other structures, or that a certain structure is “directly” installed on other structures, or that a certain structure is “indirectly” installed on other structures through another structure. On other structures.

In this specification, the terms "a", "a", "the" and "said" are used to indicate the presence of one or more elements/components/etc.; the terms "including", "including" and "have" are used to It means open-ended inclusion and means that in addition to the listed elements/components/etc., there may be other elements/components/etc.; the terms "first", "second" and "third" ", etc. are only used as markers, not as a restriction on the number of objects.

It should be understood that the present disclosure does not limit its application to the detailed structure and arrangement of the components proposed in this specification. The present disclosure can have other embodiments, and can be implemented and executed in various ways. The aforementioned deformations and modifications fall within the scope of the present disclosure. It should be understood that the present disclosure disclosed and defined in this specification extends to all alternative combinations of two or more individual features mentioned or obvious in the text and/or drawings. All these different combinations constitute multiple alternative aspects of the present disclosure. The embodiments described in this specification illustrate the best way known for implementing the present disclosure, and will enable those skilled in the art to utilize the present disclosure.

Claims (18)

A display substrate includes a base substrate provided with a display area and a non-display area, wherein the display substrate in the non-display area further includes: The data line metal layer is arranged on one side of the base substrate; The first protective conductor layer is arranged on the side of the data line metal layer away from the base substrate, and the orthographic projection of the first protective conductor layer on the base substrate is in line with the data line metal layer The orthographic projections on the base substrate at least partially overlap; The passivation layer is provided on a side of the first protective conductor layer away from the base substrate, and a first via is provided on the passivation layer; The connecting conductor layer is provided on the side of the passivation layer away from the base substrate, and the connecting conductor layer is connected to the first protective conductor layer through the first via hole so that the data line metal The layer is conductively connected to the connecting conductor layer. The display substrate according to claim 1, wherein the display substrate in the non-display area further comprises: The gate metal layer is provided on one side of the base substrate, and the orthographic projection of the gate metal layer on the base substrate and the orthographic projection of the data line metal layer on the base substrate do not cross each other Stack The gate insulating layer is disposed on the side of the gate metal layer away from the base substrate, the gate insulating layer is provided with a third via hole, and the data line metal layer is located far from the gate insulating layer. Said one side of the base substrate; The passivation layer is provided on a side of the gate insulating layer away from the base substrate, a second via is provided on the passivation layer, and the connecting conductor layer passes through the second via and the The third via hole is connected to the gate metal layer. The display substrate according to claim 1, wherein the display substrate in the non-display area further comprises: The gate metal layer is provided on one side of the base substrate, and the orthographic projection of the gate metal layer on the base substrate and the orthographic projection of the data line metal layer on the base substrate do not cross each other Stack The gate insulating layer is disposed on the side of the gate metal layer away from the base substrate, the gate insulating layer is provided with a third via hole, and the data line metal layer is located far from the gate insulating layer. Said one side of the base substrate; The first protective conductor layer extends to a side of the gate insulating layer away from the base substrate, and the first protective conductor layer is connected to the gate metal layer through the third via hole. The display substrate according to claim 1, wherein the display substrate in the non-display area further comprises: The gate metal layer is provided on one side of the base substrate, and the orthographic projection of the gate metal layer on the base substrate and the orthographic projection of the data line metal layer on the base substrate do not cross each other Stack The gate insulating layer is disposed on the side of the gate metal layer away from the base substrate, the gate insulating layer is provided with a third via hole, and the data line metal layer is located far from the gate insulating layer. Said one side of the base substrate; The second protective conductor layer is provided on a side of the gate insulating layer away from the base substrate, and the second protective conductor layer is connected to the gate metal layer through the third via; The passivation layer is provided on a side of the second protective conductor layer away from the base substrate, a second via is provided on the passivation layer, and the connecting conductor layer passes through the second via It is connected to the second protective conductor layer to make the gate metal layer and the connection conductor layer conductively connected. 4. The display substrate of claim 4, wherein the first protective conductor layer and the second protective conductor layer are formed of the same layer and the same material, and the first protective conductor layer is connected to the second protective conductor layer As one; or The first protective conductor layer and the second protective conductor layer are formed of the same layer and the same material, and a space is provided between the first protective conductor layer and the second protective conductor layer. 5. The display substrate according to any one of claims 2 to 5, wherein the display substrate in the display area comprises: The first electrode is provided on one side of the base substrate, and the side of the first electrode away from the base substrate is provided with the passivation layer; The second electrode is provided on the side of the passivation layer away from the base substrate; Wherein, the first electrode and the first protective conductor layer are formed of the same layer and the same material, and the second electrode and the connecting conductor layer are formed of the same layer and the same material. 7. The display substrate of claim 6, wherein the first electrode is a pixel electrode, and the second electrode is a slit electrode, and is used to form a multi-dimensional electric field with the first electrode. The display substrate according to claim 6, wherein the display substrate in the display area further comprises: The gate is provided on one side of the base substrate, and the gate insulating layer is provided on the side of the gate away from the base substrate; The active layer is provided on the side of the gate insulating layer away from the base substrate; The source and drain are provided on the side of the active layer away from the base substrate and on the side of the first electrode close to the base substrate. The source and drain include a source and a drain. Electrode, the source electrode is directly connected to the first electrode; Wherein, the source and drain electrodes are formed of the same layer and the same material as the data line metal layer; the gate and the gate metal layer are formed of the same layer and the same material. 7. The display substrate of claim 6, wherein the data line metal layer and the gate metal layer are made of metallic copper. A method for preparing a display substrate, including: Providing a base substrate with a display area and a non-display area; Forming a data line metal layer on the non-display area of the base substrate; A first protective conductor layer is formed on the side of the data line metal layer away from the base substrate, and the orthographic projection of the first protective conductor layer on the base substrate is at the same position as the data line metal layer. The orthographic projections on the base substrate at least partially overlap; Forming a passivation layer on the side of the first protective conductor layer away from the base substrate, and patterning the passivation layer to form a first via; A connecting conductor layer is formed on the side of the passivation layer away from the base substrate, and the connecting conductor layer is connected to the first protective conductor layer through the first via hole so that the data line metal layer Conductive connection with the connecting conductor layer. 10. The method for manufacturing a display substrate according to claim 10, wherein, before forming the data line metal layer, the manufacturing method further comprises: A gate metal layer is formed in the non-display area of the base substrate, and the orthographic projection of the gate metal layer on the base substrate and the orthographic projection of the data line metal layer on the base substrate do not cross each other Stack A gate insulating layer is formed on a side of the gate metal layer away from the base substrate, and the data line metal layer is formed on a side of the gate insulating layer away from the base substrate. 11. The method for manufacturing a display substrate according to claim 11, wherein the passivation layer is further formed on a side of the gate insulating layer away from the base substrate; while forming the first via hole, A second via is formed on the passivation layer, and a third via is formed on the gate insulating layer, so that the connecting conductor layer is connected to the gate metal layer through the second via and the third via. 11. The method of manufacturing a display substrate according to claim 11, wherein after forming the gate insulating layer, the method of manufacturing further comprises: Patterning the gate insulating layer to form a third via; While forming the first protective conductor layer, a second protective conductor layer is formed on the side of the gate insulating layer away from the base substrate, and the second protective conductor layer passes through the third via hole and The gate metal layer connection; The passivation layer is also formed on a side of the second protective conductor layer away from the base substrate; while forming the first via hole, a second via hole is formed on the passivation layer, The connecting conductor layer is connected to the second protective conductor layer through the second via hole. The method of manufacturing a display substrate according to claim 13, wherein the first protective conductor layer and the second protective conductor layer are connected as a whole, or the first protective conductor layer and the second protective conductor layer There is a space between them. 11. The method of manufacturing a display substrate according to claim 11, wherein after forming the gate insulating layer, the method of manufacturing further comprises: Patterning the gate insulating layer to form a third via; The first protective conductor layer is also formed on a side of the gate insulating layer away from the base substrate, and the first protective conductor layer is connected to the gate metal layer through the third via hole. The method of manufacturing a display substrate according to any one of claims 11 to 15, wherein, while forming the first protective conductor layer, a first electrode is formed on one side of the display area of the base substrate, so The first electrode is a pixel electrode, and the passivation layer is formed on a side of the first electrode away from the base substrate; While forming the connecting conductor layer, a second electrode is formed on the side of the passivation layer of the display area away from the base substrate, and the second electrode is a common electrode. A display panel comprising the display substrate according to any one of claims 1-9. A display device comprising the display panel according to claim 17.

Images