WO2020152951A1 - Substrate tray for manufacturing solar battery and method for manufacturing solar battery - Google Patents
Substrate tray for manufacturing solar battery and method for manufacturing solar battery Download PDFInfo
- Publication number
- WO2020152951A1 WO2020152951A1 PCT/JP2019/044002 JP2019044002W WO2020152951A1 WO 2020152951 A1 WO2020152951 A1 WO 2020152951A1 JP 2019044002 W JP2019044002 W JP 2019044002W WO 2020152951 A1 WO2020152951 A1 WO 2020152951A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- solar cell
- manufacturing
- substrate
- resin member
- semiconductor substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/673—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere using specially adapted carriers or holders; Fixing the workpieces on such carriers or holders
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F10/00—Individual photovoltaic cells, e.g. solar cells
- H10F10/10—Individual photovoltaic cells, e.g. solar cells having potential barriers
- H10F10/16—Photovoltaic cells having only PN heterojunction potential barriers
- H10F10/164—Photovoltaic cells having only PN heterojunction potential barriers comprising heterojunctions with Group IV materials, e.g. ITO/Si or GaAs/SiGe photovoltaic cells
- H10F10/165—Photovoltaic cells having only PN heterojunction potential barriers comprising heterojunctions with Group IV materials, e.g. ITO/Si or GaAs/SiGe photovoltaic cells the heterojunctions being Group IV-IV heterojunctions, e.g. Si/Ge, SiGe/Si or Si/SiC photovoltaic cells
- H10F10/166—Photovoltaic cells having only PN heterojunction potential barriers comprising heterojunctions with Group IV materials, e.g. ITO/Si or GaAs/SiGe photovoltaic cells the heterojunctions being Group IV-IV heterojunctions, e.g. Si/Ge, SiGe/Si or Si/SiC photovoltaic cells the Group IV-IV heterojunctions being heterojunctions of crystalline and amorphous materials, e.g. silicon heterojunction [SHJ] photovoltaic cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F71/00—Manufacture or treatment of devices covered by this subclass
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- the present disclosure relates to a substrate tray for manufacturing a solar cell and a method for manufacturing a solar cell.
- the semiconductor laminated body is formed by laminating a silicon-based thin film on a semiconductor substrate of crystalline silicon, for example.
- Film formation of a silicon-based thin film and film formation of a transparent electrode layer on a semiconductor substrate are generally performed using a chemical vapor deposition (CVD) method or a physical vapor deposition (PVD) method.
- CVD or PVD a semiconductor substrate placed on a substrate tray is transferred into a vacuum film forming chamber to perform film formation (for example, Patent Document 1).
- the semiconductor substrate and the substrate tray rub against each other, resulting in defects such as scratches and chips on the semiconductor substrate, or peeling off of the silicon-based thin film and the transparent electrode layer formed on the semiconductor substrate. Yield is reduced.
- An object of the present disclosure is to suppress rubbing between a semiconductor substrate and a substrate tray in CVD or PVD, suppress generation of defects and peeling of a thin film, and improve the yield of solar cells.
- a substrate tray for manufacturing a solar cell is a substrate tray on which a semiconductor substrate is placed in order to convey a semiconductor substrate to a film forming chamber in a film forming process for manufacturing a solar cell,
- the semiconductor substrate is provided on the resin member, and the semiconductor substrate is provided with a recess opening on a surface on which the semiconductor substrate is mounted, and a resin member disposed on at least one of a bottom surface of the recess and an outer peripheral portion of the recess. Placed on.
- a method for manufacturing a solar cell according to the present disclosure is a method for manufacturing a solar cell including a film forming process for forming a thin film on a semiconductor substrate, wherein the film forming process conveys the semiconductor substrate to a film forming chamber. And a mounting step of mounting the semiconductor substrate on the substrate tray.
- the substrate tray has an opening on a surface on which the semiconductor substrate is mounted.
- the semiconductor substrate is mounted on the resin member in the mounting step, including a recess and a resin member disposed on at least one of a bottom surface of the recess and an outer peripheral portion of the recess.
- the present disclosure in the film forming process, direct contact between the semiconductor substrate and the substrate tray is suppressed, and thus rubbing between the both is suppressed. This suppresses the occurrence of defects and peeling of the thin film, thus improving the yield of solar cells.
- FIG. 3 is a diagram for explaining the method for manufacturing the solar cell according to the first embodiment.
- 6 is a flow for explaining the method for manufacturing the solar cell according to the first embodiment.
- FIG. 3 is a perspective view of the tray according to the first exemplary embodiment.
- FIG. 4 is an enlarged plan view of A in FIG. 3.
- FIG. 5 is a sectional view taken along the line BB of FIG. 4.
- FIG. 6 is a view corresponding to FIG. 4 of the tray according to the second exemplary embodiment.
- FIG. 7 is a sectional view taken along line CC of FIG. 6. It is a FIG. 4 equivalent view of the tray which concerns on Embodiment 3.
- FIG. It is a FIG. 4 equivalent view of the tray which concerns on Embodiment 4.
- FIG. 4 is a sectional view taken along the line DD of FIG. 10. It is a FIG. 4 equivalent view of the tray which concerns on Embodiment 6. FIG. It is a FIG. 4 equivalent view of the tray which concerns on Embodiment 7.
- FIG. 11 is a sectional view taken along the line DD of FIG. 10. It is a FIG. 4 equivalent view of the tray which concerns on Embodiment 6.
- FIG. It is a FIG. 4 equivalent view of the tray which concerns on Embodiment 7.
- the heterojunction solar cell is a crystalline silicon solar cell in which a diffusion potential is formed by having a silicon thin film having a band gap different from that of single crystal silicon on the surface of a single crystal silicon substrate of one conductivity type.
- the silicon-based thin film for example, an amorphous silicon-based thin film is preferable.
- the one in which a thin intrinsic amorphous silicon layer is interposed between the conductive type amorphous silicon thin film for forming the diffusion potential and the single crystal silicon substrate is crystalline silicon having the highest photoelectric conversion efficiency. It is known as one of the forms of solar cells.
- the solar cell is not limited to the heterojunction solar cell, and may be, for example, a homojunction solar cell.
- FIG. 1 shows an example of a method for manufacturing a solar cell according to this embodiment and a solar cell manufactured by the method.
- the solar cell 300 includes a semiconductor laminated body 301, a transparent electrode layer 302 formed on the main surface of the semiconductor laminated body 301, and a collector electrode 303 formed on the surface of the transparent electrode layer 302. Equipped with.
- the semiconductor laminated body 301 has an intrinsic silicon-based thin film 301A and a one-conductivity-type silicon-based thin film 301B that are sequentially stacked on a main surface (hereinafter, also referred to as a surface) that is a light incident surface side of the substrate 200 (semiconductor substrate). Equipped with. Further, the semiconductor laminated body 301 has a conductivity type different from that of the intrinsic silicon-based thin film 301C and the one conductivity type silicon-based thin film 301B that are sequentially stacked on the reverse main surface (hereinafter, also referred to as the back surface) of the substrate 200. And a reverse conductivity type silicon-based thin film 301D.
- one conductivity type means one of n-type and p-type.
- the “reverse conductivity type” means a conductivity type different from the above-mentioned “one conductivity type”. Specifically, for example, when “one conductivity type” is n-type, “reverse conductivity type” is p-type, and when “one conductivity type” is p-type, “reverse conductivity type”. Is n-type.
- the semiconductor laminated body 301 constitutes the photoelectric conversion part of the solar cell 300.
- the intrinsic silicon-based thin film 301A, the one conductivity type silicon-based thin film 301B, the intrinsic silicon-based thin film 301C, and the opposite conductivity-type silicon-based thin film 301D are collectively referred to as "silicon-based thin films 301A, 301B, 301C, 301D" and the like.
- silicon-based thin films 301A, 301B, 301C, 301D are collectively referred to as "silicon-based thin films 301A, 301B, 301C, 301D" and the like.
- the substrate 200 is, for example, a single conductivity type single crystal silicon substrate.
- the n-type single crystal silicon substrate is a single crystal silicon substrate that contains atoms (for example, phosphorus) for introducing electrons into silicon atoms.
- the p-type single crystal silicon substrate is a single crystal silicon substrate containing atoms (for example, boron) for introducing holes into silicon atoms.
- the substrate 200 is either an n-type or p-type single crystal silicon substrate, and particularly preferably an n-type single crystal silicon substrate.
- the shape of the substrate 200 is not particularly limited, but in plan view, a square shape (hereinafter, may be referred to as “square shape”), a semi-square shape in which four corners of the square shape are cut off, a rectangular shape, It has a polygonal shape, a circular shape, or the like, and preferably has a square shape or a semi-square shape.
- the size of the substrate 200 is not particularly limited, and may be changed appropriately according to the specifications of the solar cell 300. Specifically, for example, the width is 100 mm or more and 200 mm or less.
- “width” means, for example, a circle having a diameter of a circle, a polygon having a distance between two opposite sides, a rectangle having a long side, and a square having a width. The length of one side, or the length of one side when considered as a square if it is a semi-square.
- the thickness of the substrate 200 is not particularly limited and is appropriately changed depending on the specifications of the solar cell 300, but is 100 ⁇ m or more and 500 ⁇ m or less, for example.
- the silicon-based thin films 301A, 301B, 301C and 301D are, for example, amorphous silicon-based thin films.
- the intrinsic silicon-based thin film 301A and the intrinsic silicon-based thin film 301C are i-type hydrogenated amorphous silicon-based thin films composed of silicon and hydrogen.
- the one conductivity type silicon-based thin film 301B and the opposite conductivity type silicon-based thin film 301D are p-type and n-type, or n-type or p-type amorphous silicon-based thin films, respectively, preferably p-type and n-type, respectively. It is an amorphous silicon thin film.
- a plasma CVD method is preferable.
- the transparent electrode layer 302 is formed mainly of a conductive oxide.
- the conductive oxide include zinc oxide, indium oxide, tin oxide and the like, and these may be used alone or in combination.
- an indium oxide containing indium oxide as a main component is preferable from the viewpoints of conductivity, optical characteristics, and long-term reliability.
- the "main component” means that the content ratio is more than 50% by mass, preferably 70% by mass or more, and more preferably 85% by mass or more.
- the conductive oxide used as the main component of the transparent electrode layer contains at least one element such as Sn, W, As, Zn, Ge, Ca, Si, and C as a dopant, depending on the usage. Is preferred. Among them, indium tin oxide (ITO) using Sn as a dopant is particularly preferably used.
- the transparent electrode layer 302 has a single-layer structure on each of the main surface side and the opposite main surface side, but may have a laminated structure including a plurality of layers.
- the method for forming the transparent electrode layer 302 is not particularly limited, but it is formed by a PVD method such as a sputtering method.
- the transparent electrode layer is mainly composed of a conductive oxide
- the conductive oxide has a resistivity several orders of magnitude higher than that of metal, and the transparent electrode layer alone has a large series resistance (Rs). This is partly because it becomes too much. Therefore, in order to suppress the increase of Rs and maintain a high fill factor, a collector electrode is used in the heterojunction solar cell.
- the collecting electrode 303 is provided on the light incident surface side of the solar cell 300, it is preferable that the collecting electrode 303 is formed in a pattern having a light-transmitting portion, such as a comb shape. This is because if the collecting electrode 303 does not have a light transmitting portion, the light blocking loss becomes large and the amount of light taken in is reduced, so that the short-circuit current is reduced.
- the collecting electrode 303 it is desirable to use a material having high conductivity and chemical stability. Examples of materials that satisfy such characteristics include silver and aluminum.
- the collecting electrode 303 is manufactured by a known technique such as an inkjet method, a screen printing method, a conductive wire bonding method, a spray method, a vacuum deposition method, a sputtering method, a plating method, or the like.
- the step S1 film forming process
- the step S2 film forming process
- step S3 of forming the collecting electrode 303 are provided.
- Steps S1 and S2 are steps for forming a thin film on the substrate 200 by using the plasma CVD method, the PVD method, or the like, as described above. In this specification, these steps S1 and S2 are referred to as a film forming process.
- the film forming process is performed, for example, by placing the substrate 200 on a tray, transporting it into a film forming apparatus, and forming a desired thin film on the main surface and the reverse main surface of the substrate 200.
- the step S1 includes a preparation step S11, a mounting step S12, and a film forming step S13, as shown in FIG.
- the tray 100 is prepared as shown in FIG.
- the tray 100 is for transporting the substrate 200 into a film forming chamber of a plasma CVD film forming apparatus (not shown) of a depot down system.
- the resin member 130 is arranged on the bottom surface 124 of the recess 120 of the tray 100.
- the mounting step S12 the substrate 200 is mounted on the surface of the resin member 130 in the recess 120 of the tray 100.
- the film forming step S13 the tray 100 is transported into the film forming chamber, and a film forming material is vapor-deposited from the upper side on the main surface of the substrate 200 (see an arrow P1 in FIG. 5) to form a silicon-based thin film.
- the substrate 200 is taken out from the plasma CVD film forming apparatus, turned over, and further subjected to the placing step S12 and the film forming step S13, and then the silicon-based thin films 301C and 301D are sequentially formed on the reverse main surface of the substrate 200.
- the semiconductor laminated body 301 is obtained.
- the obtained semiconductor laminated body 301 is taken out from the plasma CVD film forming apparatus, and is carried in the PVD film forming apparatus while being placed on the tray 100 or after being replaced with another tray. Then, the transparent electrode layers 302 are formed on both front and back surfaces of the semiconductor laminated body 301 (step S2).
- a tray having the same configuration as the tray 100 used in step S1 may be used, or a tray having another configuration may be used.
- the semiconductor laminated body 301 having the transparent electrode layer 302 formed thereon is taken out from the PVD film forming apparatus, and the patterns of the collecting electrodes 303 are formed on both the front and back surfaces of the transparent electrode layer 302 by using the above-mentioned various methods. 300 is obtained (step S3).
- the tray 100 is provided with a flat plate-shaped main body 101 and a plurality of concave portions 120 having a square shape in a plan view which are opened in a surface 110 of the main body 101 on which the substrate 200 is placed. It is an insulating member.
- the material of the non-insulating tray 100 include metals such as titanium, aluminum, and stainless.
- the material of the tray 100 is not limited to metal, and for example, the tray may be formed of carbon material or the like.
- the side on which the substrate 200 is placed is the upper side and the opposite side is the lower side, as shown in FIG. 3, for example.
- the tray 100 includes four recesses 120, but the number of recesses 120 is not limited to four, and may be two, three, or five or more.
- the recessed portion 120 has a square-shaped opening 121 formed in the surface 110 of the tray 100 in plan view, four side walls 122 extending downward from the opening 121, and a square-shaped bottom surface connected to the lower ends of the four side walls 122. And 124. The lower ends of the four side walls 122 form the outer peripheral end 124A of the bottom surface 124.
- the shape of the recess 120 is not limited to the square shape in plan view, and may be a rectangular shape, a polygonal shape, a circular shape in plan view, depending on the shape of the substrate 200 or regardless of the shape of the substrate 200. Be changed.
- the size of the recess 120 that is, the width W11 of the bottom surface 124 is slightly larger than the substrate 200. That is, as will be described later in detail, since the distance between the substrate 200 and the side wall 122 of the recess 120 is sufficiently small, the substrate 200 does not move largely inside the recess 120 during transport of the tray 100, film formation, or the like. The damage to the substrate 200 and the like can be suppressed.
- the size of the recess 120 is not limited to the configuration, and may be appropriately changed according to the shape of the substrate 200, the specifications of the solar cell 300, and the like.
- a tape-shaped resin member 130 is disposed on the bottom surface 124 of the recess 120.
- the resin member 130 suppresses direct contact between the tray 100 and the substrate 200 when the substrate 200 is placed in the recess 120.
- the resin member 130 is provided at two locations (a plurality of locations) on the outer peripheral portion 124B along the outer peripheral edge 124A on the bottom surface 124 of the recess 120.
- the resin member 130 is preferably arranged at least at two positions on the outer peripheral portion 124B of the bottom surface 124 of the recess 120, and may be at three or more positions.
- the shape of the resin member 130 is not limited to the tape shape, and may be another shape such as a dot shape or a block shape.
- the resin member 130 has a two-layer laminated structure including an adhesive layer 132 that contacts the surface of the bottom surface 124 of the tray 100 and a heat resistant resin layer 134 that is laminated on the adhesive layer 132. is there.
- the resin member 130 is not limited to the laminated structure of two layers, and may be a single layer or a laminated structure of three or more layers. When the resin member 130 has a laminated structure of three or more layers, it is desirable that the layer contacting the tray 100 be the adhesive layer 132 and the layer contacting the substrate 200 be the heat resistant resin layer 134.
- the adhesive layer 132 is for fixing the resin member 130 to the tray 100.
- the main component of the adhesive layer 132 is an epoxy resin, an acrylic resin, a silicone resin, or the like, and is preferably a silicone resin from the viewpoint of plasma resistance in the film forming process.
- the heat-resistant resin layer 134 is a layer that comes into contact with the substrate 200 when the substrate 200 is placed in the placing step S12, and is for suppressing contact/rubbing between the substrate 200 and the tray 100.
- the main component of the heat resistant resin layer 134 is a polyimide resin, a polytetrafluoroethylene (PTFE) resin, a polyolefin resin, or the like, and is preferably a polyimide resin from the viewpoint of plasma resistance in the film forming process.
- the thickness of the heat resistant resin layer 134 is, for example, 30 ⁇ m or less, preferably 10 ⁇ m or more and 25 ⁇ m or less.
- the total thickness of the resin member 130 is, for example, 100 ⁇ m or less, preferably 80 ⁇ m or less, more preferably 15 ⁇ m or more and 50 ⁇ m or less.
- the heat-resistant resin layer 134 preferably has appropriate slipperiness and anti-blocking properties from the viewpoint of ease of placing and taking out the substrate 200. Specifically, it is preferable that the heat-resistant resin layer 134 has fine irregularities on the surface from the viewpoint of improving the slip property and the anti-blocking property. Such a concavo-convex shape is formed by adding a filler such as silica to the resin material forming the heat resistant resin layer 134, or by roughening the surface.
- the average surface roughness (Ra) is, for example, 10 nm or more and 100 nm or less, and particularly preferably 20 nm or more and 70 nm or less.
- the slipperiness and anti-blocking property are expressed by the coefficient of friction between the substrate 200 and the heat resistant resin layer 134.
- the coefficient of static friction is preferably 0.4 or more and 0.5 or less
- the coefficient of dynamic friction is It is preferably 0.3 or more and 0.4 or less.
- the substrate 200 is mounted on the resin member 130 inside the recess 120 by, for example, Bernoulli hand. At this time, as shown in FIG. 4, the substrate 200 is preferably placed on the resin member 130 so as to cover the entire resin member 130.
- the plasma CVD method or PVD method of the film forming process is a plasma process in a vacuum atmosphere.
- water and low molecular weight components may diffuse from the adhesive layer 132 and the heat resistant resin layer 134 into the film forming chamber. These water content and low molecular weight components cause quality deterioration and contamination of the silicon-based thin films 301A and 301B and the transparent electrode layer 302, resulting in deterioration of solar cell performance.
- the outer peripheral end 136 of the resin member 130 is located inside the outermost end 201 of the substrate 200 in plan view.
- the resin member 130 is arranged. In other words, preferably, when the substrate 200 is placed in the placing step S12, the resin member 130 is completely covered by the substrate 200 in plan view.
- the resin member 130 is preferably arranged so as to satisfy the following expression (1).
- W1 is the shortest distance between the outer peripheral end 136 of the resin member 130 closest to the side wall 122 and the outer peripheral end 124A of the bottom surface 124 of the recess 120.
- W2 is the shortest distance between the side wall 122 and the outermost end 201 that is closest to the side wall 122 of the substrate 200.
- the shortest distance W2 is defined by the following equation (2).
- W2 (W11-W12)/2 (2)
- W11 is the width of the bottom surface 124 of the recess 120
- W12 is the width of the substrate 200.
- W1 is preferably 0.1 mm or more and 45 mm or less, and more preferably 0.125 mm or more and 40 mm or less. Further, W2 is preferably 0.1 mm or more and 2 mm or less, and more preferably 0.3 mm or more and 0.9 mm or less.
- the shortest distance W3 between the outermost end 201 of the substrate 200 and the outer peripheral end 136 of the resin member 130 in plan view, which is represented by the following formula (3), is preferably 0 mm or more and 44.9 mm or less, and 0 It is preferably 0.05 mm or more and 39.9 mm or less.
- the preparation step S11 and the placement step S12 are performed in order to suppress contamination of the surface of the substrate 200 due to oxidants such as ozone components contained in the atmosphere and moisture, and the oxidant concentration within a predetermined range and humidity within a predetermined range. It is desirable to be done in.
- the oxidant concentration is preferably 0 ppb or more and 10 ppb or less, and more preferably 0 ppb or more and 5 ppb or less.
- the relative humidity (RH) is preferably 40% RH or more and 70% RH or less, and more preferably 50% RH or more and 60% RH or less.
- the tray 100 according to the present embodiment is used in the film forming process, contact between the substrate 200 and the tray 100 and rubbing between the both are suppressed, so that generation of defects and peeling of the thin film are suppressed, and by extension, the solar cell. Yield is improved.
- the yield calculated in the later-described appearance observation test is preferably 70% or more, more preferably 80% or more, and particularly preferably 90% or more.
- the solar cell 300 by setting the arrangement and thickness of the resin member 130 within the above range, and/or by setting the oxidant concentration and humidity in the preparation process and the placement process of the tray 100 within the above ranges, the solar cell 300 The deterioration of photoelectric conversion characteristics is suppressed, and the long-term reliability of the solar cell 300 is improved.
- Voc calculated in the photoelectric conversion characteristic test described below is preferably 0.6 V or higher, more preferably 0.7 V or higher, and particularly preferably 0.7 V or higher and 0.8 V or lower.
- the fill factor (FF) is preferably 0.55 or more, more preferably 0.6 or more, and particularly preferably 0.7 or more and 0.85 or less.
- a through hole 126 may be provided in the central portion 124C of the bottom surface 124 of the recess 120.
- the substrate 200 is placed on the resin member 130 arranged on the bottom surface 124 with its main surface facing downward.
- a film forming material is vapor-deposited from the lower side through the through holes 126 (see the arrow P2 in FIG. 7) to form the silicon-based thin films 301A and 301B and the transparent electrode layer 302 on the main surface of the substrate 200.
- the tray 100 according to this embodiment is suitably used for a deposition-type film forming apparatus.
- the size of the through hole 126 is not particularly limited and is appropriately determined according to the specifications of the solar cell 300 and the film forming apparatus, but the width W21 is 98 mm or more and 198 mm or less, for example.
- the resin member 130 may be arranged not only on the outer peripheral portion 124B of the bottom surface 124 but also on the central portion 124C of the bottom surface 124. As a result, contact and rubbing between the tray 100 and the substrate 200 are effectively suppressed.
- the resin member 130 may be arranged over the entire circumference of the outer peripheral portion 124B of the bottom surface 124. As a result, contact and rubbing between the tray 100 and the substrate 200 are effectively suppressed.
- the width W11 of the recess 120 may be smaller than the width W12 of the substrate 200.
- the resin member 130 is arranged at two positions (a plurality of positions) of the opening 121 of the recess 120. 10 and 11, the resin member 130 is arranged from the outer peripheral portion 121A of the opening 121 to the side wall 122 and the outer peripheral portion 124B of the bottom surface 124.
- the resin member 130 is preferably arranged in at least two places of the opening 121 of the recess 120, and may be arranged in three or more places. Further, the resin member 130 may be disposed at least on the outer peripheral portion 121A of the opening 121, and may not be disposed on the outer peripheral portion 124B of the side wall 122 and the bottom surface 124.
- the substrate 200 is placed so as to cover the entire recess 120 in a plan view, as shown in FIG. Then, it is particularly preferable that the resin member 130 is placed so as to cover the whole. In other words, it is preferable that the resin member 130 be arranged such that the outer peripheral end 136 of the resin member 130 is located inside the outermost end 201 of the substrate 200 in a plan view when the substrate 200 is placed. ..
- the resin member 130 is preferably arranged so as to satisfy the following formula (4).
- W51 is the shortest distance between the outer peripheral end 136 of the resin member 130 arranged on the outer peripheral portion 121A of the opening 121 of the tray 100 and the opening 121.
- W52 is the shortest distance between the outermost end 201 of the substrate 200 and the opening 121 in a plan view.
- the shortest distance W52 is defined by the following equation (5).
- W52 (W12-W11)/2 (5)
- W11 is the width of the bottom surface 124 of the recess 120
- W12 is the width of the substrate 200.
- W51 is preferably 1 mm or more and 5 mm or less, and more preferably 2 mm or more and 4 mm or less. Further, W52 is preferably 1 mm or more and 8 mm or less, and more preferably 1.5 mm or more and 6 mm or less. Then, the shortest distance W53 in plan view between the outermost end 201 of the substrate 200 and the outer peripheral end 136 of the resin member 130, which is represented by the following formula (6), is preferably 0 mm or more and 3 mm or less, and 0.05 mm. More preferably, it is 2.5 mm or less.
- the substrate 200 is smaller than the concave portion 120, so that when the substrate 200 is deformed by the radiant heat of plasma in the film forming process, the central portion of the substrate 200 contacts the tray 100. The occurrence of defects and the deterioration of the quality of the thin film are suppressed.
- the resin member 130 may be arranged over the entire circumference of the opening 121 of the recess 120. As a result, contact and rubbing between the tray 100 and the substrate 200 are effectively suppressed.
- the recess 120 may be circular.
- the shortest distance W73 between the outer peripheral end 136 of the resin member 130 and the outermost end 201 of the substrate 200 is preferably 0 mm or more and 3 mm or less, and more preferably 0.05 mm or more and 2.5 mm or less.
- the substrate 200 may have a textured structure on the front surface and/or the back surface.
- the semiconductor laminated body 301 formed using the substrate 200 as a base body also has a texture structure, so that the incident light is confined in the semiconductor laminated body 301 serving as the photoelectric conversion unit, and the power generation efficiency of the solar cell 300 is improved. ..
- the texture structure is formed, for example, by performing an etching process or the like on the front surface and/or the back surface of the substrate 200.
- a mask (not shown) may be installed above the substrate 200 in the film forming process.
- the mask is for suppressing the film forming material from wrapping around to the surface of the substrate 200 opposite to the surface on which the silicon-based thin films 301A and 301B and the transparent electrode layer 302 are formed.
- the mask is installed so as to cover the peripheral portion of the substrate 200, for example.
- the resin member 130 is arranged so as to be located inside the outer peripheral portion of the mask in plan view. In other words, the resin member 130 is completely covered with the substrate 200 and the mask in a plan view.
- the silicon-based thin films 301A and 301B, the transparent electrode layer 302, and the collector electrode 303 may be formed on both surfaces of the substrate 200.
- each of the steps S1 to S3 may be performed on the front surface of the substrate 200 and turned over to the back surface of the substrate 200.
- Example 1 As the substrate 200, an n-type single crystal silicon wafer having a plane of incidence of (100) and a thickness of 200 ⁇ m was cut into a semi-square shape having a width W12 of 156.75 mm. This wafer was immersed in a 2% by mass HF aqueous solution for 3 minutes to remove the silicon oxide film on the surface, and then rinsed with ultrapure water twice. This silicon wafer was immersed in a mixed aqueous solution of 5% by mass KOH/15% by mass isopropyl alcohol held at 70° C. for 15 minutes to etch the surface of the wafer to form a textured structure. After that, rinsing with ultrapure water was performed twice.
- the above-mentioned wafer was placed on the polyimide tape in the recess 120 of the tray 100.
- the tray was introduced into the film forming chamber of the plasma CVD film forming apparatus, and the first i-type amorphous silicon layer as an intrinsic silicon-based thin film was formed to a film thickness of 5 nm on the surface of the wafer.
- the film forming conditions for the first i-type amorphous silicon layer were: substrate temperature: 150° C., pressure: 120 Pa, SiH 4 /H 2 flow rate ratio: 3/10, input power density: 0.011 W/cm 2 . ..
- a p-type amorphous silicon layer having a film thickness of 7 nm was formed on the first i-type amorphous silicon layer as a reverse conductivity type silicon-based thin film.
- the film forming conditions of the p-type amorphous silicon layer were as follows: substrate temperature: 150° C., pressure: 60 Pa, SiH 4 /B 2 H 6 flow rate ratio: 1/3, input power density: 0.01 W/cm 2 . ..
- the B 2 H 6 gas flow rate described above is the flow rate of the diluent gas diluted with H 2 to a B 2 H 6 concentration of 5000 ppm.
- a second i-type amorphous silicon layer is formed as an intrinsic silicon thin film on the main surface side opposite to the main surface on which the p-type amorphous silicon layer is formed, and a second i-type amorphous silicon layer.
- An n-type amorphous silicon layer was formed on the above.
- the conditions for forming the n-type silicon layer were as follows: substrate temperature: 150° C., pressure: 60 Pa, SiH 4 /PH 3 flow rate ratio: 1/2, input power density: 0.01 W/cm 2 .
- the PH 3 gas flow rate mentioned above is the flow rate of the diluent gas diluted with H 2 to a PH 3 concentration of 5%.
- the semiconductor laminated body 301 manufactured as described above was taken out from the plasma CVD film forming apparatus, placed in the separately prepared recess 120 of the tray 100 having the same structure, and carried into the sputtering apparatus as the PVD film forming apparatus. Then, ITO was formed into a film having a thickness of 100 nm as a transparent electrode layer on the p-type amorphous silicon layer and the n-type amorphous silicon layer of the semiconductor laminated body 301 by the sputtering method. The ITO was formed by using indium tin oxide as a target and applying a power density of 0.5 W/cm 2 in an atmosphere of argon and oxygen at a substrate temperature of room temperature and a pressure of 0.2 Pa.
- the substrate was taken out from the sputtering device, and a comb-shaped collector electrode was formed with silver paste on the transparent electrode layer of the photoelectric conversion part thus produced using a screen printing method.
- the semiconductor laminated body with electrodes manufactured as described above was annealed at 180° C. for 1 hour to obtain a solar cell sample.
- Example 2 A solar cell sample was produced in the same manner as in Example 1 except that the shortest distance W1 from the outer peripheral edge 124A of the bottom surface 124 of the recess 120 of the tray 100 to the outer peripheral edge 136 of the polyimide tape was 40 mm.
- Example 3 A solar cell sample was produced in the same manner as in Example 1 except that the shortest distance W1 from the outer peripheral edge 124A of the bottom surface 124 of the recess 120 of the tray 100 to the outer peripheral edge 136 of the polyimide tape was 0.125 mm.
- Example 4 A solar cell sample was produced in the same manner as in Example 1 except that the shortest distance W1 from the outer peripheral edge 124A of the bottom surface 124 of the recess 120 of the tray 100 to the outer peripheral edge 136 of the polyimide tape was 0 mm.
- Example 5 A solar cell sample was prepared in the same manner as in Example 1 except that a polyimide tape (Kapton adhesive tape 650S#25, thickness 100 ⁇ m, polyimide layer thickness 25 ⁇ m, manufactured by Teraoka Seisakusho Co., Ltd.) was attached as the resin member 130.
- a polyimide tape Kerpton adhesive tape 650S#25, thickness 100 ⁇ m, polyimide layer thickness 25 ⁇ m, manufactured by Teraoka Seisakusho Co., Ltd.
- Example 6 A solar cell sample was produced in the same manner as in Example 1 except that a PTFE tape (ASF-110FR, thickness: 80 ⁇ m, PTFE layer thickness: 23 ⁇ m, manufactured by Chukoh Chemical Industries, Ltd.) was attached as the resin member 130.
- a PTFE tape ASF-110FR, thickness: 80 ⁇ m, PTFE layer thickness: 23 ⁇ m, manufactured by Chukoh Chemical Industries, Ltd.
- Example 7 A solar cell sample was produced in the same manner as in Example 1 except that the tray 100 was stored and the polyimide tape was attached under the environment of an oxidant concentration of 15 ppb and a relative humidity of 90% RH.
- Example 1 A solar cell sample was produced in the same manner as in Example 1 except that the wafer was placed in the recess 120 without attaching the polyimide tape to the bottom surface 124 of the recess 120 of the tray 100.
- the yield of the solar cell sample shown in Table 1 was calculated by expressing the percentage of the number of excellent appearance products in 100 solar cell samples as a percentage.
- the fill factor FF shown in Table 1 was calculated from the average value of the open-circuit voltage and the average value of the short-circuit current of the excellent appearance products of each sample.
- the solar cell sample produced without disposing the resin member of Comparative Example 1 had a yield of 67%, while the solar cell samples produced by disposing the resin member of Examples 1 to 7 had yields of 67%.
- the rate was 90% or more, and it was found that the yield of the solar cell sample was improved by disposing the resin member.
- the solar cell samples of Examples 1 to 5 having low oxidant concentration and humidity have photoelectric conversion characteristics as compared with the solar cell samples of Example 7 having high oxidant concentration and humidity. Excellent in
- the solar cell samples of Examples 1 to 4 in which the thickness of the polyimide tape is 50 ⁇ m are superior to the solar cell samples of Example 5 in which the thickness of the polyimide tape is 100 ⁇ m.
- the solar cell samples of Examples 1 to 3 satisfying W1 ⁇ W2 are superior in photoelectric conversion characteristics as compared with the solar cell sample of Example 4 in which W1 ⁇ W2.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Photovoltaic Devices (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Abstract
Description
本開示は、太陽電池製造用の基板トレイ及び太陽電池の製造方法に関する。 The present disclosure relates to a substrate tray for manufacturing a solar cell and a method for manufacturing a solar cell.
太陽電池では、半導体積層体からなる光電変換部への光照射により発生したキャリア(電子及び正孔)を、半導体積層体の両面に形成された透明電極層を介して外部回路に取り出すことにより発電する。このため、太陽電池の半導体積層体及び透明電極層をいかに特性低下なく形成するかが太陽電池の製造工程において重要となる。 In solar cells, electricity is generated by extracting carriers (electrons and holes) generated by light irradiation to the photoelectric conversion part composed of a semiconductor laminate into an external circuit through transparent electrode layers formed on both sides of the semiconductor laminate. To do. Therefore, how to form the semiconductor laminated body and the transparent electrode layer of the solar cell without deterioration of characteristics is important in the manufacturing process of the solar cell.
半導体積層体は、例えば結晶シリコンの半導体基板上にシリコン系薄膜が積層されてなる。半導体基板上へのシリコン系薄膜の製膜及び透明電極層の製膜は、一般に、化学気相堆積(CVD)法又は物理蒸着(PVD)法を用いて行われる。CVD又はPVDでは、半導体基板が基板トレイ上に配置された状態で、真空状態の製膜チャンバ内に搬送され、製膜が行われる(例えば、特許文献1)。 The semiconductor laminated body is formed by laminating a silicon-based thin film on a semiconductor substrate of crystalline silicon, for example. Film formation of a silicon-based thin film and film formation of a transparent electrode layer on a semiconductor substrate are generally performed using a chemical vapor deposition (CVD) method or a physical vapor deposition (PVD) method. In CVD or PVD, a semiconductor substrate placed on a substrate tray is transferred into a vacuum film forming chamber to perform film formation (for example, Patent Document 1).
ところで、その製膜時に、半導体基板と基板トレイとが擦れることで、半導体基板に傷及び欠けなどの欠陥が生じたり、半導体基板上に形成したシリコン系薄膜及び透明電極層が剥離し、太陽電池の歩留まりが低下する。 By the way, at the time of film formation, the semiconductor substrate and the substrate tray rub against each other, resulting in defects such as scratches and chips on the semiconductor substrate, or peeling off of the silicon-based thin film and the transparent electrode layer formed on the semiconductor substrate. Yield is reduced.
本開示の課題は、CVD又はPVDにおいて、半導体基板と基板トレイとの擦れを抑えて、欠陥の発生及び薄膜の剥離を抑制し、太陽電池の歩留まりを向上させることである。 An object of the present disclosure is to suppress rubbing between a semiconductor substrate and a substrate tray in CVD or PVD, suppress generation of defects and peeling of a thin film, and improve the yield of solar cells.
本開示に係る太陽電池製造用の基板トレイは、太陽電池を製造するための製膜プロセスにおいて、半導体基板を製膜チャンバに搬送するために該半導体基板が載置される基板トレイであって、前記半導体基板が載置される側の表面において開口する凹部と、前記凹部の底面及び前記凹部の外周部の少なくとも一方に配置された樹脂部材と、を備え、前記半導体基板は、前記樹脂部材上に載置される。 A substrate tray for manufacturing a solar cell according to the present disclosure is a substrate tray on which a semiconductor substrate is placed in order to convey a semiconductor substrate to a film forming chamber in a film forming process for manufacturing a solar cell, The semiconductor substrate is provided on the resin member, and the semiconductor substrate is provided with a recess opening on a surface on which the semiconductor substrate is mounted, and a resin member disposed on at least one of a bottom surface of the recess and an outer peripheral portion of the recess. Placed on.
本開示に係る太陽電池の製造方法は、半導体基板上に薄膜を形成する製膜プロセスを備えた太陽電池の製造方法であって、前記製膜プロセスは、前記半導体基板を製膜チャンバに搬送するための基板トレイを準備する準備工程と、前記基板トレイ上に前記半導体基板を載置する載置工程と、を備え、前記基板トレイは、前記半導体基板が載置される側の表面において開口する凹部と、前記凹部の底面及び前記凹部の外周部の少なくとも一方に配置された樹脂部材と、を備え、前記載置工程で、前記半導体基板は、前記樹脂部材上に載置される。 A method for manufacturing a solar cell according to the present disclosure is a method for manufacturing a solar cell including a film forming process for forming a thin film on a semiconductor substrate, wherein the film forming process conveys the semiconductor substrate to a film forming chamber. And a mounting step of mounting the semiconductor substrate on the substrate tray. The substrate tray has an opening on a surface on which the semiconductor substrate is mounted. The semiconductor substrate is mounted on the resin member in the mounting step, including a recess and a resin member disposed on at least one of a bottom surface of the recess and an outer peripheral portion of the recess.
本開示によれば、製膜プロセスにおいて、半導体基板と基板トレイとが直接接触することが抑制されるから、両者間の擦れが抑えられる。これにより、欠陥の発生及び薄膜の剥離が抑制されるから、太陽電池の歩留まりが向上する。 According to the present disclosure, in the film forming process, direct contact between the semiconductor substrate and the substrate tray is suppressed, and thus rubbing between the both is suppressed. This suppresses the occurrence of defects and peeling of the thin film, thus improving the yield of solar cells.
以下、実施形態について図面に基づいて詳細に説明する。 Hereinafter, embodiments will be described in detail with reference to the drawings.
(実施形態1)
図1~図5を参照して、実施形態1に係る太陽電池の製造方法及び太陽電池製造用のトレイ100(基板トレイ)を説明する。
(Embodiment 1)
A solar cell manufacturing method and a solar cell manufacturing tray 100 (substrate tray) according to a first embodiment will be described with reference to FIGS. 1 to 5.
<太陽電池>
本実施形態の製造方法で製造する太陽電池としては、光電変換効率が高いヘテロ接合型太陽電池が好ましく、以下、ヘテロ接合型太陽電池を一例として挙げて説明する。ヘテロ接合型太陽電池は、一導電型の単結晶シリコン基板の表面に、単結晶シリコンとはバンドギャップの異なるシリコン系薄膜を有することで、拡散電位が形成された結晶シリコン系太陽電池である。上記シリコン系薄膜としては、例えば、非晶質シリコン系薄膜が好ましい。中でも、拡散電位を形成するための導電型非晶質シリコン系薄膜と単結晶シリコン基板との間に、薄い真性の非晶質シリコン層を介在させたものは、光電変換効率の最も高い結晶シリコン系太陽電池の形態の一つとして知られている。但し、上記太陽電池は、上記ヘテロ接合型太陽電池に限定されず、例えば、ホモ接合型太陽電池であってもよい。
<Solar cell>
As the solar cell manufactured by the manufacturing method of the present embodiment, a heterojunction solar cell having high photoelectric conversion efficiency is preferable, and the heterojunction solar cell will be described below as an example. The heterojunction solar cell is a crystalline silicon solar cell in which a diffusion potential is formed by having a silicon thin film having a band gap different from that of single crystal silicon on the surface of a single crystal silicon substrate of one conductivity type. As the silicon-based thin film, for example, an amorphous silicon-based thin film is preferable. Among them, the one in which a thin intrinsic amorphous silicon layer is interposed between the conductive type amorphous silicon thin film for forming the diffusion potential and the single crystal silicon substrate is crystalline silicon having the highest photoelectric conversion efficiency. It is known as one of the forms of solar cells. However, the solar cell is not limited to the heterojunction solar cell, and may be, for example, a homojunction solar cell.
図1は、本実施形態に係る太陽電池の製造方法及び当該方法で製造される太陽電池の一例を示している。 FIG. 1 shows an example of a method for manufacturing a solar cell according to this embodiment and a solar cell manufactured by the method.
図1に示すように、太陽電池300は、半導体積層体301と、半導体積層体301の主面に形成された透明電極層302と、透明電極層302の表面上に形成された集電極303とを備える。
As shown in FIG. 1, the
-半導体積層体-
半導体積層体301は、基板200(半導体基板)の光入射面側となる主面(以下、表面ともいう。)の上に、順に積層された真性シリコン系薄膜301A及び一導電型シリコン系薄膜301Bを備える。また、半導体積層体301は、基板200の逆主面(以下、裏面ともいう。)の上に、順に積層された真性シリコン系薄膜301C及び上述の一導電型シリコン系薄膜301Bと異なる導電型の逆導電型シリコン系薄膜301Dとを備える。なお、本明細書において「一導電型」とは、n型又はp型のどちらか一方であることをいう。また、「逆導電型」とは、上述の「一導電型」と異なる導電型であることをいう。具体的には例えば、「一導電型」がn型である場合には、「逆導電型」はp型であり、「一導電型」がp型である場合には、「逆導電型」はn型である。半導体積層体301は、太陽電池300の光電変換部を構成する。なお、以下、真性シリコン系薄膜301A、一導電型シリコン系薄膜301B、真性シリコン系薄膜301C、及び逆導電型シリコン系薄膜301Dをまとめて「シリコン系薄膜301A、301B、301C、301D」等と称することがある。
-Semiconductor stack-
The semiconductor laminated
-基板-
基板200は、例えば一導電型単結晶シリコン基板である。なお、n型単結晶シリコン基板とは、シリコン原子に電子を導入するための原子(例えばリン)を含有させた単結晶シリコン基板である。また、p型単結晶シリコン基板とは、シリコン原子に正孔を導入するための原子(例えばホウ素)を含有させた単結晶シリコン基板である。基板200は、n型又はp型のどちらか一方の単結晶シリコン基板であり、特にn型単結晶シリコン基板であることが好ましい。
-substrate-
The
基板200の形状は、特に限定されるものではないが、平面視で、正方形状(以下、「スクエア状」と称することがある。)、スクエア状の四隅を切り落としたセミスクエア状、長方形状、多角形状、円形状等であり、好ましくはスクエア状、セミスクエア状である。
The shape of the
基板200の大きさは、特に限定されるものではなく、太陽電池300の仕様により適宜変更される。具体的には例えば、幅が100mm以上200mm以下である。なお、本明細書において、「幅」とは、例えば円形であれば円の直径、多角形であれば互いに対向する二辺間の距離、長方形であれば長辺の長さ、スクエアであれば一辺の長さ、セミスクエアであればスクエアとみなしたときの一辺の長さをいう。
The size of the
基板200の厚みは、特に限定されるものではなく、太陽電池300の仕様により適宜変更されるが、例えば100μm以上500μm以下である。
The thickness of the
-シリコン系薄膜-
シリコン系薄膜301A、301B、301C、301Dは、例えば非晶質シリコン系薄膜である。具体的には例えば、真性シリコン系薄膜301A及び真性シリコン系薄膜301Cは、シリコンと水素で構成されるi型水素化非晶質シリコン系薄膜である。一導電型シリコン系薄膜301B及び逆導電型シリコン系薄膜301Dは、それぞれp型及びn型、又は、それぞれn型又はp型の非晶質シリコン系薄膜であり、好ましくはそれぞれp型又はn型非晶質シリコン系薄膜である。
-Silicon thin film-
The silicon-based
シリコン系薄膜301A、301B、301C、301Dの製膜方法としては、例えば、プラズマCVD法が好ましい。
As a method for forming the silicon-based
-透明電極層-
透明電極層302は、導電性酸化物を主成分として形成される。上記導電性酸化物としては、例えば、酸化亜鉛、酸化インジウム、酸化錫等が挙げられ、これらは単独又は混合して用いられる。特に、導電性、光学特性、及び長期信頼性の観点から、酸化インジウムを主成分として含むインジウム系酸化物が好ましい。本明細書において「主成分」とは、その含有割合が50質量%より多いことを意味し、70質量%以上が好ましく、85質量%以上がより好ましい。また、透明電極層の主成分として用いられる上記導電性酸化物は、利用状況に応じて、Sn、W、As、Zn、Ge、Ca、Si、C等の少なくとも一種の元素をドーパントとして含むことが好ましい。中でもドーパントとしてSnを用いた酸化インジウム錫(ITO)が特に好ましく用いられる。
-Transparent electrode layer-
The
図1において、透明電極層302は、主面側及び逆主面側にそれぞれ単層構造で形成されているが、それぞれ複数の層からなる積層構造としてもよい。透明電極層302の形成方法は特に限定されないが、例えばスパッタリング法等のPVD法により形成される。
In FIG. 1, the
-集電極-
ヘテロ接合型太陽電池では、透明電極層のみでは電流取り出し効率が悪く、曲線因子が低下することがある。これは透明電極層が導電性酸化物を主成分として形成されているとはいえ、導電性酸化物は金属に比べると抵抗率が数桁大きく、透明電極層のみではシリーズ抵抗(Rs)が大きくなりすぎることが一因である。そこで、Rsの増大を抑制し、高い曲線因子を維持するため、ヘテロ接合型太陽電池では集電極が利用される。
-Collection electrode-
In the heterojunction solar cell, current extraction efficiency is poor only with the transparent electrode layer, and the fill factor may decrease. Although the transparent electrode layer is mainly composed of a conductive oxide, the conductive oxide has a resistivity several orders of magnitude higher than that of metal, and the transparent electrode layer alone has a large series resistance (Rs). This is partly because it becomes too much. Therefore, in order to suppress the increase of Rs and maintain a high fill factor, a collector electrode is used in the heterojunction solar cell.
集電極303は、太陽電池300の光入射面側に設けられるため、例えば、櫛形状等の透光部を有するパターンに形成されていることが好ましい。集電極303が透光部を有さないと、遮光損が大きくなり、光取りこみ量が低減するため、短絡電流が低下するからである。集電極303としては、導電性及び化学的安定性が高い材料を用いることが望ましい。このような特性を満たす材料としては、銀又はアルミニウム等が挙げられる。集電極303は、インクジェット法、スクリーン印刷法、導線接着法、スプレー法、真空蒸着法、スパッタリング法、めっき法等の公知技術によって作製される。
Since the collecting
<太陽電池の製造方法>
図1に示すように、本実施形態に係る太陽電池300の製造方法は、シリコン系薄膜301A、301B、301C、301Dを形成する工程S1(製膜プロセス)と、透明電極層302を形成する工程S2(製膜プロセス)と、集電極303を形成する工程S3とを備える。
<Method of manufacturing solar cell>
As shown in FIG. 1, in the method for manufacturing the
工程S1及び工程S2は、上述のごとく、プラズマCVD法又はPVD法等を用いて基板200上に薄膜を形成する工程である。本明細書において、これらの工程S1及び工程S2を製膜プロセスと称する。
Steps S1 and S2 are steps for forming a thin film on the
製膜プロセスは、例えば基板200をトレイ上に載置して、製膜装置内に搬送し、基板200の主面及び逆主面に所望の薄膜を製膜することにより行われる。
The film forming process is performed, for example, by placing the
具体的には、例えば工程S1は、図2に示すように、準備工程S11と、載置工程S12と、製膜工程S13とを備える。 Specifically, for example, the step S1 includes a preparation step S11, a mounting step S12, and a film forming step S13, as shown in FIG.
まず、準備工程S11において、図3に示すように、トレイ100を用意する。トレイ100は、基板200をデポダウン方式のプラズマCVD製膜装置(不図示)の製膜チャンバ内に搬送するためのものである。そして、このトレイ100の凹部120の底面124に樹脂部材130を配置する。次に、載置工程S12において、トレイ100の凹部120内の樹脂部材130の表面上に基板200を載置する。そして、製膜工程S13において、トレイ100を製膜チャンバ内に搬送し、基板200の主面に、上側から製膜材を蒸着させて(図5中符号P1の矢印参照。)、シリコン系薄膜301A、301Bを順に製膜する。その後、基板200をプラズマCVD製膜装置から取出して裏返し、さらに載置工程S12及び製膜工程S13を経て、基板200の逆主面に、シリコン系薄膜301C、301Dを順に製膜する。そうして、半導体積層体301を得る。
First, in the preparation step S11, the
得られた半導体積層体301をプラズマCVD製膜装置から取出し、トレイ100に載置したまま、又は、別のトレイに入れ替えて、PVD製膜装置に搬入する。そして、半導体積層体301の表裏両面に透明電極層302を製膜する(工程S2)。別のトレイを使用する場合は、工程S1で使用したトレイ100と同一の構成のトレイを用いてもよいし、他の構成のトレイを用いてもよい。
The obtained semiconductor laminated
そして、透明電極層302を製膜した半導体積層体301をPVD製膜装置から取出し、上述の各種方法を用いて、透明電極層302の表裏両面に、集電極303のパターンを形成し、太陽電池300を得る(工程S3)。
Then, the semiconductor laminated
<トレイ>
以下、本実施形態に係るトレイ100の構成を詳述する。なお、以下の説明では、工程S1において使用するトレイ100を例に挙げて説明する。
<Tray>
Hereinafter, the configuration of the
図3~図5に示すように、トレイ100は、平板状の本体101と、本体101における基板200が載置される側の表面110において開口する複数の平面視正方形状の凹部120を備える非絶縁性の部材である。非絶縁性のトレイ100の材質としては、チタン、アルミニウム、又はステンレス等の金属が挙げられる。ただし、トレイ100の材質は金属に限定されるものではなく例えば、炭素材等でトレイが形成されていても構わない。なお、以下の説明において、方向は、例えば図3に示すように、便宜上、基板200が載置される側を上側、反対側を下側とする。また、図3では、トレイ100は4個の凹部120を備えるが、凹部120の数は4個に限定されるものではなく、2個、3個又は5個以上でもよい。
As shown in FIGS. 3 to 5, the
凹部120は、トレイ100の表面110に形成された平面視正方形状の開口部121と、開口部121から下方へ延びる4つの側壁122と、4つの側壁122の下端に接続された正方形状の底面124とを備えている。なお、4つの側壁122の下端は、底面124の外周端124Aを形成している。
The recessed
なお、凹部120の形状は、平面視正方形状に限られるものではなく、基板200の形状に応じて、又は、基板200の形状に拘わらず、平面視長方形状、多角形状、円形状等に適宜変更される。
The shape of the
凹部120の大きさ、すなわち底面124の幅W11は、基板200より僅かに大きい程度である。すなわち、詳細は後述するが、基板200と凹部120の側壁122との間の距離が十分小さいから、トレイ100の搬送中及び製膜中等に、基板200が凹部120内で大きく移動することがなく、基板200の損傷等が抑えられる。
The size of the
なお、凹部120の大きさは当該構成に限られるものではなく、基板200の形状、太陽電池300の仕様等に応じて適宜変更される。
Note that the size of the
-樹脂部材-
ここに、凹部120の底面124には、テープ状の樹脂部材130が配置されている。
-Resin member-
Here, a tape-shaped
樹脂部材130は、基板200を凹部120内に載置したときに、トレイ100と基板200とが直接触れることを抑制する。樹脂部材130は、凹部120の底面124における外周端124Aに沿うように、外周部124Bの2箇所(複数箇所)に設けられている。なお、樹脂部材130は、凹部120の底面124の外周部124Bの少なくとも2箇所に配置されることが好ましく、3箇所以上であってもよい。また、樹脂部材130の形状は、テープ状に限られるものではなく、ドット状、又はブロック状等他の形状であってもよい。
The
図5に示すように、樹脂部材130は、トレイ100の底面124の表面に接触する粘着層132と、粘着層132の上側に積層された耐熱性樹脂層134とよりなる2層の積層構造である。なお、樹脂部材130は、2層の積層構造に限られるものではなく、単層であってもよいし、3層以上の積層構造であってもよい。樹脂部材130が3層以上の積層構造である場合は、トレイ100に接触する層を粘着層132、基板200に接触する層を耐熱性樹脂層134とすることが望ましい。
As shown in FIG. 5, the
粘着層132は、樹脂部材130をトレイ100に固定するためのものである。粘着層132の主成分は、エポキシ樹脂、アクリル樹脂、又はシリコーン樹脂等であり、製膜プロセスにおけるプラズマ耐性などの観点から、好ましくはシリコーン樹脂である。
The
耐熱性樹脂層134は、載置工程S12で基板200が載置されたときに、基板200と接触する層であり、基板200とトレイ100との接触・擦れを抑制するためのものである。耐熱性樹脂層134の主成分は、ポリイミド樹脂、ポリテトラフルオロエチレン(PTFE)樹脂、又はポリオレフィン樹脂等であり、製膜プロセスにおけるプラズマ耐性などの観点から、好ましくはポリイミド樹脂である。
The heat-
耐熱性樹脂層134の厚みは、例えば30μm以下、好ましくは10μm以上25μm以下である。また、樹脂部材130全体の厚みは、例えば100μm以下、好ましくは80μm以下、より好ましくは15μm以上50μm以下である。これにより、基板200とトレイ100との擦れを抑えるための樹脂部材130の十分な弾性を確保しつつ製膜プロセス中の水分及び低分子量成分等の拡散が抑制される。
The thickness of the heat
なお、耐熱性樹脂層134は、基板200の載置及び取出作業の容易性の観点から、適度な滑り性及びアンチブロッキング性を備えていることが望ましい。具体的には、耐熱性樹脂層134は、滑り性及びアンチブロッキング性を向上させる観点から、表面に微細な凹凸形状を有していることが好ましい。このような凹凸形状は、耐熱性樹脂層134を形成する樹脂材料にシリカなどのフィラーを添加すること、又は粗面化処理等により形成される。耐熱性樹脂層134の表面粗さは、平均表面粗さ(Ra)が例えば10nm以上100nm以下、特に好ましくは20nm以上70nm以下である。また、滑り性及びアンチブロッキング性については、基板200と耐熱性樹脂層134との間の摩擦係数で表現され、例えば静摩擦係数は0.4以上0.5以下であることが好ましく、動摩擦係数は0.3以上0.4以下であることが好ましい。
The heat-
載置工程S12において、基板200は、凹部120の内部の樹脂部材130上に、例えばベルヌイハンド等により載置される。このとき、図4に示すように、基板200は、樹脂部材130の全体を覆うように、樹脂部材130上に載置されることが望ましい。
In the mounting step S12, the
製膜プロセスのプラズマCVD法又はPVD法は、真空雰囲気下におけるプラズマプロセスである。真空雰囲気下でプラズマの輻射熱を受けることで、粘着層132及び耐熱性樹脂層134から水分及び低分子量成分が製膜チャンバ内に拡散する可能性がある。これらの水分及び低分子量成分は、シリコン系薄膜301A、301B及び透明電極層302の品質低下及びコンタミネーションの原因となり、太陽電池性能の低下をもたらす。
The plasma CVD method or PVD method of the film forming process is a plasma process in a vacuum atmosphere. By receiving radiant heat of plasma in a vacuum atmosphere, water and low molecular weight components may diffuse from the
本実施形態に係るトレイ100では、載置工程S12で基板200が載置されたときに、平面視で、樹脂部材130の外周端136が基板200の最外端201よりも内側に位置するように、樹脂部材130は配置されていることが好ましい。換言すると、好ましくは、載置工程S12で基板200が載置されたときに、樹脂部材130は、平面視で、基板200により完全に覆われる。
In the
具体的に、図4及び図5を参照すると、樹脂部材130は、下記式(1)を満たすように配置されることが好ましい。
Specifically, referring to FIGS. 4 and 5, the
W1≧W2 ・・・(1)
但し、図4及び図5に示すように、W1は、樹脂部材130における最も側壁122に近い外周端136と凹部120の底面124の外周端124Aとの最短距離である。また、W2は、基板200の最も側壁122に近い最外端201と側壁122との最短距離である。なお、最短距離W2は、下記式(2)で定義される。
W1≧W2 (1)
However, as shown in FIGS. 4 and 5, W1 is the shortest distance between the outer
W2=(W11-W12)/2 ・・・(2)
但し、W11は凹部120の底面124の幅、W12は基板200の幅である。
W2=(W11-W12)/2 (2)
However, W11 is the width of the
W1は、0.1mm以上45mm以下であることが好ましく、0.125mm以上40mm以下であることがより好ましい。また、W2は、0.1mm以上2mm以下であることが好ましく、0.3mm以上0.9mm以下であることがより好ましい。そして、下記式(3)で表される、基板200の最外端201と樹脂部材130の外周端136との平面視における最短距離W3は、0mm以上44.9mm以下であることが好ましく、0.05mm以上39.9mm以下であることが好ましい。
W1 is preferably 0.1 mm or more and 45 mm or less, and more preferably 0.125 mm or more and 40 mm or less. Further, W2 is preferably 0.1 mm or more and 2 mm or less, and more preferably 0.3 mm or more and 0.9 mm or less. The shortest distance W3 between the
W3=W1-W2 ・・・(3)
上記構成により、製膜工程S13において、基板200の裏面側へのプラズマの回り込みに起因する、樹脂部材130への輻射熱の影響が抑えられる。
W3=W1-W2 (3)
With the above configuration, in the film forming step S13, the influence of radiant heat on the
なお、準備工程S11及び載置工程S12は、大気中に含まれるオゾン成分等のオキシダント及び水分に起因する基板200の表面のコンタミネーション等を抑える観点から、所定範囲のオキシダント濃度及び所定範囲の湿度で行われることが望ましい。具体的に、オキシダント濃度は、0ppb以上10ppb以下であることが好ましく、0ppb以上5ppb以下であることがより好ましい。また、湿度は、相対湿度(RH)で、40%RH以上70%RH以下であることが好ましく、50%RH以上60%RH以下であることがより好ましい。
Note that the preparation step S11 and the placement step S12 are performed in order to suppress contamination of the surface of the
<作用効果>
製膜プロセスにおいて、本実施形態に係るトレイ100を用いると、基板200とトレイ100との接触及び両者間の擦れが抑えられるから、欠陥の発生及び薄膜の剥離が抑制され、延いては太陽電池の歩留まりが向上する。具体的には、後述する外観観察試験において算出された収率は、好ましくは70%以上、より好ましくは80%以上、特に好ましくは90%以上である。
<Effect>
When the
また、特に、樹脂部材130の配置及び厚みを上述の範囲とすること、及び/又は、トレイ100の準備工程及び載置工程におけるオキシダント濃度及び湿度を上述の範囲とすることにより、太陽電池300における光電変換特性の低下が抑制されるとともに、太陽電池300の長期信頼性が向上する。具体的には、後述する光電変換特性試験において算出されたVocは、好ましくは0.6V以上、より好ましくは0.7V以上、特に好ましくは0.7V以上0.8V以下である。そして、曲線因子(FF)は、好ましくは0.55以上、より好ましくは0.6以上、特に好ましくは0.7以上0.85以下である。
Further, in particular, by setting the arrangement and thickness of the
(実施形態2)
以下、他の実施形態について詳述する。なお、これらの実施形態の説明において、実施形態1と同じ部分については同じ符号を付して詳細な説明を省略する。
(Embodiment 2)
Hereinafter, other embodiments will be described in detail. In the description of these embodiments, the same parts as those in the first embodiment are designated by the same reference numerals, and detailed description thereof will be omitted.
図6及び図7に示すように、凹部120の底面124の中央部124Cに貫通孔126を設けてもよい。この場合、基板200は、その主面を下側として底面124に配置された樹脂部材130上に載置される。そして、貫通孔126を通じて下側から製膜材を蒸着し(図7中符号P2の矢印参照。)、基板200の主面にシリコン系薄膜301A、301B及び透明電極層302を製膜する。本実施形態に係るトレイ100は、デポアップ方式の製膜装置に好適に用いられる。なお、貫通孔126の大きさは、特に限定されるものではなく、太陽電池300及び製膜装置の仕様により適宜決定されるが、例えば幅W21が98mm以上198mm以下である。
As shown in FIGS. 6 and 7, a through
(実施形態3)
図8に示すように、実施形態1に係るトレイ100において、樹脂部材130を、底面124の外周部124Bに加え、底面124の中央部124Cにも配置してもよい。これにより、トレイ100と基板200との接触及び擦れが効果的に抑制される。
(Embodiment 3)
As shown in FIG. 8, in the
(実施形態4)
図9に示すように、実施形態1に係るトレイ100において、樹脂部材130を、底面124の外周部124Bの全周に亘って配置してもよい。これにより、トレイ100と基板200との接触及び擦れが効果的に抑制される。
(Embodiment 4)
As shown in FIG. 9, in the
(実施形態5)
図10及び図11に示すように、凹部120の幅W11は、基板200の幅W12よりも小さくてもよい。この場合、樹脂部材130は、凹部120の開口部121の2箇所(複数箇所)に配置される。図10及び図11では、樹脂部材130は、開口部121の外周部121Aから側壁122及び底面124の外周部124Bに亘って配置されている。なお、樹脂部材130は、凹部120の開口部121の少なくとも2箇所に配置されることが好ましく、3箇所以上であってもよい。また、樹脂部材130は、少なくとも開口部121の外周部121Aに配置されていればよく、側壁122及び底面124の外周部124Bには配置されていなくてもよい。
(Embodiment 5)
As shown in FIGS. 10 and 11, the width W11 of the
基板200は、図10に示すように、平面視で、凹部120全体を覆うように載置される。そして、特に樹脂部材130の全体を覆うように載置されることが好ましい。言い換えると、基板200を載置したときに、平面視で、樹脂部材130の外周端136が基板200の最外端201よりも内側に位置するように、樹脂部材130が配置されることが好ましい。
The
具体的に、樹脂部材130は、下記式(4)を満たすように配置されることが好ましい。
Specifically, the
W52≧W51 ・・・(4)
但し、図10及び図11に示すように、W51は、トレイ100の開口部121の外周部121Aに配置された樹脂部材130の外周端136と開口部121との最短距離である。また、W52は、平面視で、基板200の最外端201と開口部121との最短距離である。なお、最短距離W52は、下記式(5)で定義される。
W52≧W51 (4)
However, as shown in FIGS. 10 and 11, W51 is the shortest distance between the outer
W52=(W12-W11)/2 ・・・(5)
但し、W11は凹部120の底面124の幅、W12は基板200の幅である。
W52=(W12-W11)/2 (5)
However, W11 is the width of the
W51は、1mm以上5mm以下であることが好ましく、2mm以上4mm以下であることがより好ましい。また、W52は、1mm以上8mm以下であることが好ましく、1.5mm以上6mm以下であることがより好ましい。そして、下記式(6)で表される、基板200の最外端201と樹脂部材130の外周端136との平面視における最短距離W53は、0mm以上3mm以下であることが好ましく、0.05mm以上2.5mm以下であることがより好ましい。
W51 is preferably 1 mm or more and 5 mm or less, and more preferably 2 mm or more and 4 mm or less. Further, W52 is preferably 1 mm or more and 8 mm or less, and more preferably 1.5 mm or more and 6 mm or less. Then, the shortest distance W53 in plan view between the
W53=W52-W51 ・・・(3)
上記構成により、製膜プロセスにおいて、基板200の裏面側へのプラズマの回り込みに起因する、樹脂部材130への輻射熱の影響が抑えられる。
W53=W52-W51 (3)
With the above configuration, in the film forming process, the influence of radiant heat on the
本実施形態に係るトレイ100によれば、基板200は凹部120よりも小さいから、製膜プロセスにおいて、プラズマの輻射熱により基板200が変形したときに、基板200の中央部がトレイ100と接触することが抑制され、欠陥の発生及び薄膜の品質低下が抑制される。
According to the
(実施形態6)
図12に示すように、上記実施形態5に係るトレイ100において、樹脂部材130を、凹部120の開口部121の全周に亘って配置してもよい。これにより、トレイ100と基板200との接触及び擦れが効果的に抑制される。
(Embodiment 6)
As shown in FIG. 12, in the
(実施形態7)
図13に示すように、上記実施形態5に係るトレイ100において、凹部120は、円形でとしてもよい。この場合、樹脂部材130の外周端136と基板200の最外端201との最短距離W73が0mm以上3mm以下であることが好ましく、0.05mm以上2.5mm以下であることがより好ましい。
(Embodiment 7)
As shown in FIG. 13, in the
(その他の実施形態)
基板200は、表面及び/又は裏面にテクスチャ構造を有していてもよい。これにより、基板200を基体として形成される半導体積層体301もテクスチャ構造を備えるから、入射した光が光電変換部としての半導体積層体301内に閉じ込められ、太陽電池300の発電効率が向上される。テクスチャ構造は、例えば基板200の表面及び/又は裏面に対してエッチング処理等を行うことにより形成される。
(Other embodiments)
The
例えば実施形態1等では、製膜プロセスにおいて、基板200の上方に、マスク(不図示)が設置されてもよい。マスクは、基板200のシリコン系薄膜301A、301B、透明電極層302が形成される面と反対の面への製膜材の回り込みを抑えるためのものである。マスクは、例えば基板200の周辺部を覆うように設置される。この場合、樹脂部材130は、平面視で、マスクの外周部よりも内側に位置するように配置される。言い換えると、樹脂部材130は、平面視で基板200及びマスクにより完全に覆われる。
For example, in the first embodiment and the like, a mask (not shown) may be installed above the
基板200の両面に、シリコン系薄膜301A、301B、透明電極層302、及び集電極303を形成するようにしてもよい。この場合は、例えば、工程S1~工程S3の各工程を、基板200の表面に対して行うとともに基板200を裏返して裏面に対しても行うようにすればよい。
The silicon-based
次に、具体的に実施した実施例について説明する。 Next, we will explain the concrete examples.
<太陽電池サンプル作製>
表1に示す実施例1~7及び比較例1の太陽電池サンプルを以下の手順で作製した。
<Solar cell sample preparation>
The solar cell samples of Examples 1 to 7 and Comparative Example 1 shown in Table 1 were prepared by the following procedure.
(実施例1)
基板200として、入射面の面方位が(100)で、厚みが200μmのn型単結晶シリコンウェハを、幅W12が156.75mmのセミスクエア状に切り出したものを用いた。このウェハを2質量%のHF水溶液に3分間浸漬し、表面の酸化シリコン膜を除去した後、超純水によるリンスを2回行った。このシリコンウェハを、70℃に保持された5質量%KOH/15質量%イソプロピルアルコールの混合水溶液に15分間浸漬し、ウェハの表面をエッチングすることでテクスチャ構造を形成した。その後、超純水によるリンスを2回行った。
(Example 1)
As the
一方、図3~図5に示す態様で、正方形状の凹部120(幅W11=157mm)を有するトレイ100の凹部120の底面124に、樹脂部材130としてのポリイミドテープ(寺岡製作所製、カプトン粘着テープ650S#25、厚み50μm、ポリイミド層厚み25μm)を貼付した。なお、底面124の外周端124Aからポリイミドテープの外周端136までの最短距離W1は20mmであった。また、トレイ100へのポリイミドテープの貼付作業及びウェハの載置作業は、オキシダント濃度8ppb、相対湿度55%RH環境下のクリーンルーム内で行った。
On the other hand, in the embodiment shown in FIGS. 3 to 5, a polyimide tape (Kapton adhesive tape manufactured by Teraoka Manufacturing Co., Ltd., as a
そして、上述のウェハを、トレイ100の凹部120のポリイミドテープ上に載置した。トレイをプラズマCVD製膜装置の製膜チャンバへ導入し、ウェハの表面に、真性シリコン系薄膜として第1のi型非晶質シリコン層を5nmの膜厚で製膜した。第1のi型非晶質シリコン層の製膜条件は、基板温度:150℃、圧力:120Pa、SiH4/H2流量比:3/10、投入パワー密度:0.011W/cm2とした。
Then, the above-mentioned wafer was placed on the polyimide tape in the
そして、第1のi型非晶質シリコン層の上に、逆導電型シリコン系薄膜としてp型非晶質シリコン層を7nmの膜厚で製膜した。上記p型非晶質シリコン層の製膜条件は、基板温度:150℃、圧力:60Pa、SiH4/B2H6流量比:1/3、投入パワー密度:0.01W/cm2とした。上記でいうB2H6ガス流量は、H2によりB2H6濃度が5000ppmまで希釈された希釈ガスの流量である。 Then, a p-type amorphous silicon layer having a film thickness of 7 nm was formed on the first i-type amorphous silicon layer as a reverse conductivity type silicon-based thin film. The film forming conditions of the p-type amorphous silicon layer were as follows: substrate temperature: 150° C., pressure: 60 Pa, SiH 4 /B 2 H 6 flow rate ratio: 1/3, input power density: 0.01 W/cm 2 . .. The B 2 H 6 gas flow rate described above is the flow rate of the diluent gas diluted with H 2 to a B 2 H 6 concentration of 5000 ppm.
同様にして前記p型非晶質シリコン層を製膜した主面と逆主面側に真性シリコン系薄膜として第2のi型非晶質シリコン層、そして第2のi型非晶質シリコン層の上に、n型非晶質シリコン層を製膜した。上記n型シリコン層の製膜条件は基板温度:150℃、圧力:60Pa、SiH4/PH3流量比:1/2、投入パワー密度:0.01W/cm2とした。上記でいうPH3ガス流量は、H2によりPH3濃度が5%まで希釈された希釈ガスの流量である。 Similarly, a second i-type amorphous silicon layer is formed as an intrinsic silicon thin film on the main surface side opposite to the main surface on which the p-type amorphous silicon layer is formed, and a second i-type amorphous silicon layer. An n-type amorphous silicon layer was formed on the above. The conditions for forming the n-type silicon layer were as follows: substrate temperature: 150° C., pressure: 60 Pa, SiH 4 /PH 3 flow rate ratio: 1/2, input power density: 0.01 W/cm 2 . The PH 3 gas flow rate mentioned above is the flow rate of the diluent gas diluted with H 2 to a PH 3 concentration of 5%.
以上のようにして作製した半導体積層体301を、プラズマCVD製膜装置から取出し、別に用意した同構造のトレイ100の凹部120に載置し、PVD製膜装置としてのスパッタ装置に搬入した。そして、スパッタリング法により、半導体積層体301のp型非晶質シリコン層及びn型非晶質シリコン層の上に、透明電極層としてITOを100nmの膜厚で製膜した。上記ITOは、ターゲットとして酸化インジウム錫を用い、基板温度:室温、圧力:0.2Paのアルゴン及び酸素雰囲気中で、0.5W/cm2のパワー密度を印加して製膜した。
The semiconductor laminated
次に、スパッタ装置から基板を取出し、作製した光電変換部の透明電極層の上に、スクリーン印刷法を用いて銀ペーストにて櫛形状の集電極を形成した。 Next, the substrate was taken out from the sputtering device, and a comb-shaped collector electrode was formed with silver paste on the transparent electrode layer of the photoelectric conversion part thus produced using a screen printing method.
そして、上記のように作製した電極付き半導体積層体を180℃で1時間アニール処理を行い、太陽電池サンプルを得た。 Then, the semiconductor laminated body with electrodes manufactured as described above was annealed at 180° C. for 1 hour to obtain a solar cell sample.
(実施例2)
トレイ100の凹部120の底面124の外周端124Aからポリイミドテープの外周端136までの最短距離W1を40mmとした以外は、実施例1と同様にして太陽電池サンプルを作製した。
(Example 2)
A solar cell sample was produced in the same manner as in Example 1 except that the shortest distance W1 from the outer
(実施例3)
トレイ100の凹部120の底面124の外周端124Aからポリイミドテープの外周端136までの最短距離W1を0.125mmとした以外は、実施例1と同様にして太陽電池サンプルを作製した。
(Example 3)
A solar cell sample was produced in the same manner as in Example 1 except that the shortest distance W1 from the outer
(実施例4)
トレイ100の凹部120の底面124の外周端124Aからポリイミドテープの外周端136までの最短距離W1を0mmとした以外は、実施例1と同様にして太陽電池サンプルを作製した。
(Example 4)
A solar cell sample was produced in the same manner as in Example 1 except that the shortest distance W1 from the outer
(実施例5)
樹脂部材130として、ポリイミドテープ(株式会社寺岡製作所製、カプトン粘着テープ650S#25、厚み100μm、ポリイミド層厚み25μm)を貼付した以外は、実施例1と同様にして太陽電池サンプルを作製した。
(Example 5)
A solar cell sample was prepared in the same manner as in Example 1 except that a polyimide tape (Kapton adhesive tape 650S#25,
(実施例6)
樹脂部材130として、PTFEテープ(中興化成工業株式会社製、ASF-110FR、厚み80μm、PTFE層厚み23μm)を貼付した以外は、実施例1と同様にして太陽電池サンプルを作製した。
(Example 6)
A solar cell sample was produced in the same manner as in Example 1 except that a PTFE tape (ASF-110FR, thickness: 80 μm, PTFE layer thickness: 23 μm, manufactured by Chukoh Chemical Industries, Ltd.) was attached as the
(実施例7)
トレイ100の保管及びポリイミドテープの貼付作業を、オキシダント濃度15ppb、相対湿度90%RHの環境下で行った以外は、実施例1と同様にして太陽電池サンプルを作製した。
(Example 7)
A solar cell sample was produced in the same manner as in Example 1 except that the
(比較例1)
トレイ100の凹部120の底面124にポリイミドテープを貼付することなく、ウェハを凹部120内に載置した以外は、実施例1と同様にして太陽電池サンプルを作製した。
(Comparative Example 1)
A solar cell sample was produced in the same manner as in Example 1 except that the wafer was placed in the
<外観観察試験>
上述の手順により実施例1~7及び比較例1に係る太陽電池サンプルを各100個作製し、表面の外観を試験者1人が目視観察した。目視観察の結果、太陽電池サンプルに欠け、割れが発生しているものを外観不良品、発生していないものを外観優良品とした。太陽電池サンプル100個中外観優良品の個数の割合を百分率で表したものを、表1に示す太陽電池サンプルの収率として算出した。
<Appearance observation test>
100 solar cell samples according to each of Examples 1 to 7 and Comparative Example 1 were manufactured by the above-described procedure, and one tester visually observed the appearance of the surface. As a result of visual observation, those in which the solar cell sample was chipped and cracked were judged to be defective appearance products, and those which did not occur were judged to be excellent appearance products. The yield of the solar cell sample shown in Table 1 was calculated by expressing the percentage of the number of excellent appearance products in 100 solar cell samples as a percentage.
<光電変換特性評価試験>
上記外観観察試験において外観優良品と判定された太陽電池サンプルについて、AM1.5、1sunの疑似太陽光照射下にて電圧-電流特性を測定することにより、その光電変換特性としての開放電圧及び短絡電流を測定した。
<Photoelectric conversion characteristic evaluation test>
With respect to the solar cell sample determined to be a good appearance product in the appearance observation test, the open circuit voltage and the short circuit as its photoelectric conversion characteristics were obtained by measuring the voltage-current characteristics under the irradiation of simulated sunlight of AM1.5 and 1 sun. The current was measured.
外観優良品の開放電圧の平均値を、表1に示すVocとして算出した。 -The average value of open circuit voltage of good appearance products was calculated as Voc shown in Table 1.
また、各サンプルの外観優良品の開放電圧の平均値及び短絡電流の平均値から、表1に示す曲線因子FFを算出した。 Also, the fill factor FF shown in Table 1 was calculated from the average value of the open-circuit voltage and the average value of the short-circuit current of the excellent appearance products of each sample.
<考察>
比較例1の樹脂部材を配置することなく作製した太陽電池サンプルでは、収率が67%であったのに対し、実施例1~7の樹脂部材を配置して作製した太陽電池サンプルでは、収率は90%以上となり、樹脂部材を配置することにより、太陽電池サンプルの歩留まりが向上することが判った。
<Discussion>
The solar cell sample produced without disposing the resin member of Comparative Example 1 had a yield of 67%, while the solar cell samples produced by disposing the resin member of Examples 1 to 7 had yields of 67%. The rate was 90% or more, and it was found that the yield of the solar cell sample was improved by disposing the resin member.
なお、実施例1~7では、光電変換特性を比較すると、PTFEテープを用いた実施例6の太陽電池サンプルに比べて、ポリイミドテープを用いた実施例1~5及び実施例7の太陽電池サンプルの方が光電変換特性に優れる。 In addition, comparing the photoelectric conversion characteristics in Examples 1 to 7, as compared with the solar cell sample of Example 6 using the PTFE tape, the solar cell samples of Examples 1 to 5 and 7 using the polyimide tape were compared. Is more excellent in photoelectric conversion characteristics.
また、実施例1~5及び実施例7では、オキシダント濃度及び湿度の高い実施例7の太陽電池サンプルに比べ、オキシダント濃度及び湿度の低い実施例1~5の太陽電池サンプルの方が光電変換特性に優れる。 In addition, in Examples 1 to 5 and Example 7, the solar cell samples of Examples 1 to 5 having low oxidant concentration and humidity have photoelectric conversion characteristics as compared with the solar cell samples of Example 7 having high oxidant concentration and humidity. Excellent in
さらに、実施例1~5では、ポリイミドテープの厚みが100μmである実施例5の太陽電池サンプルに比べ、50μmである実施例1~4の太陽電池サンプルの方が光電変換特性に優れる。 Furthermore, in Examples 1 to 5, the solar cell samples of Examples 1 to 4 in which the thickness of the polyimide tape is 50 μm are superior to the solar cell samples of Example 5 in which the thickness of the polyimide tape is 100 μm.
また、実施例1~4では、W1<W2である実施例4の太陽電池サンプルに比べ、W1≧W2を満たす実施例1~3の太陽電池サンプルの方が光電変換特性に優れる。 Further, in Examples 1 to 4, the solar cell samples of Examples 1 to 3 satisfying W1≧W2 are superior in photoelectric conversion characteristics as compared with the solar cell sample of Example 4 in which W1<W2.
100 トレイ(基板トレイ)
101 (トレイの)本体
110 (トレイの)表面
120 凹部
121 開口部
121A (開口部の)外周部
122 側壁
124 底面
124A (底面の)外周端
124B (底面の)外周部
124C (底面の)中央部
130 樹脂部材
132 粘着層
134 耐熱性樹脂層
200 基板(半導体基板)
201 (基板の)最外端
300 太陽電池
301 半導体積層体
301A 真性シリコン系薄膜
301B 一導電型シリコン系薄膜
301C 真性シリコン系薄膜
301D 逆導電型シリコン系薄膜
302 透明電極層
303 集電極
S11 準備工程
S12 載置工程
S13 製膜工程
W11 (凹部の)幅
W12 (基板の)幅
100 trays (substrate tray)
101 (Tray) Main Body 110 (Tray)
201 Outermost end (of substrate) 300
Claims (11)
前記半導体基板が載置される側の表面において開口する凹部と、
前記凹部の底面及び前記凹部の外周部の少なくとも一方に配置された樹脂部材と、を備え、
前記半導体基板は、前記樹脂部材上に載置される、太陽電池製造用の基板トレイ。 In a film forming process for manufacturing a solar cell, a substrate tray on which the semiconductor substrate is placed for transferring the semiconductor substrate to a film forming chamber,
A recess opening on the surface on which the semiconductor substrate is mounted,
A resin member disposed on at least one of the bottom surface of the recess and the outer peripheral portion of the recess,
A substrate tray for manufacturing a solar cell, wherein the semiconductor substrate is placed on the resin member.
前記製膜プロセスは、
前記半導体基板を製膜チャンバに搬送するための基板トレイを準備する準備工程と、
前記基板トレイ上に前記半導体基板を載置する載置工程と、を備え、
前記基板トレイは、
前記半導体基板が載置される側の表面において開口する凹部と、
前記凹部の底面及び前記凹部の外周部の少なくとも一方に配置された樹脂部材と、を備え、
前記載置工程で、前記半導体基板は、前記樹脂部材上に載置される、太陽電池の製造方法。 A method for manufacturing a solar cell comprising a film forming process for forming a thin film on a semiconductor substrate,
The film forming process is
A preparatory step of preparing a substrate tray for transporting the semiconductor substrate to a film forming chamber,
A mounting step of mounting the semiconductor substrate on the substrate tray,
The substrate tray is
A recess opening on the surface on which the semiconductor substrate is mounted,
A resin member disposed on at least one of the bottom surface of the recess and the outer peripheral portion of the recess,
The method of manufacturing a solar cell, wherein the semiconductor substrate is placed on the resin member in the placing step.
前記載置工程で、前記半導体基板は、前記樹脂部材の全体を覆うように該樹脂部材上に載置される、太陽電池の製造方法。 The method for manufacturing a solar cell according to claim 2,
The method for manufacturing a solar cell, wherein in the placing step, the semiconductor substrate is placed on the resin member so as to cover the entire resin member.
前記半導体基板の形状は、スクエア状又はセミスクエア状であり、
前記凹部の形状は、平面視で、幅が前記半導体基板の幅よりも大きい正方形状であり、
前記樹脂部材は、前記凹部の底面における外周部の複数箇所又は全周に配置されており、
前記半導体基板を前記樹脂部材上に載置したときに、該樹脂部材の外周端は、前記半導体基板の最外端よりも内側に位置する、太陽電池の製造方法。 The method for manufacturing a solar cell according to claim 3,
The shape of the semiconductor substrate is a square shape or a semi-square shape,
The shape of the recess is a square shape having a width larger than the width of the semiconductor substrate in a plan view,
The resin member is arranged at a plurality of locations or the entire circumference of the outer peripheral portion of the bottom surface of the recess,
A method of manufacturing a solar cell, wherein, when the semiconductor substrate is placed on the resin member, an outer peripheral end of the resin member is located inside an outermost end of the semiconductor substrate.
前記半導体基板の形状は、スクエア状又はセミスクエア状であり、
前記凹部の形状は、平面視で、幅が前記半導体基板の幅よりも小さい正方形状であり、
前記樹脂部材は、前記凹部の外周部の複数箇所又は全周に配置されており、
前記半導体基板を前記樹脂部材上に載置したときに、該樹脂部材の外周端は、前記半導体基板の最外端よりも内側に位置する、太陽電池の製造方法。 The method for manufacturing a solar cell according to claim 3,
The shape of the semiconductor substrate is a square shape or a semi-square shape,
The shape of the recess is a square shape having a width smaller than the width of the semiconductor substrate in a plan view,
The resin member is arranged at a plurality of positions or the entire circumference of the outer peripheral portion of the recess,
A method for manufacturing a solar cell, wherein, when the semiconductor substrate is placed on the resin member, an outer peripheral end of the resin member is located inside an outermost end of the semiconductor substrate.
前記樹脂部材は、2層以上の積層構造である、太陽電池の製造方法。 The method for manufacturing a solar cell according to claim 2,
The method for manufacturing a solar cell, wherein the resin member has a laminated structure of two or more layers.
前記樹脂部材は、
前記基板トレイの表面に接触する粘着層と、
前記半導体基板と接触する耐熱性樹脂層とを備える、太陽電池の製造方法。 The method for manufacturing a solar cell according to claim 6,
The resin member is
An adhesive layer that contacts the surface of the substrate tray,
A method of manufacturing a solar cell, comprising: a heat-resistant resin layer in contact with the semiconductor substrate.
前記粘着層の主成分は、シリコーン樹脂である、太陽電池の製造方法。 The method for manufacturing a solar cell according to claim 7,
The solar cell manufacturing method, wherein the main component of the adhesive layer is a silicone resin.
前記耐熱性樹脂層の主成分は、ポリイミドである、太陽電池の製造方法。 The method for manufacturing a solar cell according to claim 7,
The solar cell manufacturing method, wherein the main component of the heat resistant resin layer is polyimide.
前記耐熱性樹脂層の厚みは、10μm以上25μm以下であり、
前記樹脂部材の厚みは、15μm以上50μm以下である、太陽電池の製造方法。 The method for manufacturing a solar cell according to claim 9,
The heat-resistant resin layer has a thickness of 10 μm or more and 25 μm or less,
The method for manufacturing a solar cell, wherein the resin member has a thickness of 15 μm or more and 50 μm or less.
前記準備工程及び前記載置工程は、好ましくは0ppb以上10ppb以下、より好ましくは0ppb以上5ppb以下のオキシダント濃度及び好ましくは40%RH以上70%RH以下、より好ましくは50%RH以上60%RH以下の湿度で行われる、太陽電池の製造方法。 The method for manufacturing a solar cell according to any one of claims 2 to 10,
The preparation step and the placement step are preferably 0 ppb or more and 10 ppb or less, more preferably 0 ppb or more and 5 ppb or less oxidant concentration and preferably 40% RH or more and 70% RH or less, more preferably 50% RH or more and 60% RH or less. Of manufacturing a solar cell, which is performed at the same humidity.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2020567378A JP7471239B2 (en) | 2019-01-24 | 2019-11-08 | Substrate tray for manufacturing solar cells and method for manufacturing solar cells |
| CN201980089460.7A CN113330584B (en) | 2019-01-24 | 2019-11-08 | Substrate tray for manufacturing solar cell and method for manufacturing solar cell |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2019010471 | 2019-01-24 | ||
| JP2019-010471 | 2019-01-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2020152951A1 true WO2020152951A1 (en) | 2020-07-30 |
Family
ID=71735494
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/JP2019/044002 Ceased WO2020152951A1 (en) | 2019-01-24 | 2019-11-08 | Substrate tray for manufacturing solar battery and method for manufacturing solar battery |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JP7471239B2 (en) |
| CN (1) | CN113330584B (en) |
| TW (1) | TWI721759B (en) |
| WO (1) | WO2020152951A1 (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008255433A (en) * | 2007-04-06 | 2008-10-23 | Sumco Corp | Mask for vapor deposition, method for producing vapor-deposition pattern using the same, method for producing sample of semiconductor wafer for evaluation, method for evaluating semiconductor wafer, and method for manufacturing semiconductor wafer |
| US20100151680A1 (en) * | 2008-12-17 | 2010-06-17 | Optisolar Inc. | Substrate carrier with enhanced temperature uniformity |
| JP2011257019A (en) * | 2010-06-05 | 2011-12-22 | Takenaka Komuten Co Ltd | Clean room zoning unit and clean room zoning method |
| JP2012243507A (en) * | 2011-05-18 | 2012-12-10 | Sharp Corp | Plasma processing apparatus and manufacturing method of thin-film solar cell |
| KR20130061384A (en) * | 2011-12-01 | 2013-06-11 | 주성엔지니어링(주) | Tray for supporting substrate, apparatus and method for manufacturing of solar cell using the same |
| JP2016149508A (en) * | 2015-02-13 | 2016-08-18 | 株式会社カネカ | Manufacturing method of solar cell |
| JP2016192453A (en) * | 2015-03-30 | 2016-11-10 | 株式会社カネカ | Substrate holder and method for manufacturing solar cell using the same |
| JP2017518626A (en) * | 2015-02-17 | 2017-07-06 | ソーラーシティ コーポレーション | Method and system for improving manufacturing yield of solar cells |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2008102266A2 (en) * | 2007-02-23 | 2008-08-28 | Infermata Systems Ltd. | Method and apparatus for rapid fabrication of functional printed circuit board |
| TWI476139B (en) * | 2011-06-30 | 2015-03-11 | Sfa Engineering Corp | Apparatus for transferring substrates |
| JP2014078601A (en) * | 2012-10-10 | 2014-05-01 | Sumitomo Heavy Ind Ltd | Substrate conveyance tray for film forming device and external opening/closing drive device |
| KR101662368B1 (en) * | 2013-07-26 | 2016-10-04 | 롯데첨단소재(주) | Conductive Sheet Composition |
| KR101778128B1 (en) * | 2016-01-20 | 2017-09-13 | 엘지전자 주식회사 | Solar cell |
-
2019
- 2019-11-08 JP JP2020567378A patent/JP7471239B2/en active Active
- 2019-11-08 WO PCT/JP2019/044002 patent/WO2020152951A1/en not_active Ceased
- 2019-11-08 CN CN201980089460.7A patent/CN113330584B/en active Active
-
2020
- 2020-01-17 TW TW109101645A patent/TWI721759B/en active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008255433A (en) * | 2007-04-06 | 2008-10-23 | Sumco Corp | Mask for vapor deposition, method for producing vapor-deposition pattern using the same, method for producing sample of semiconductor wafer for evaluation, method for evaluating semiconductor wafer, and method for manufacturing semiconductor wafer |
| US20100151680A1 (en) * | 2008-12-17 | 2010-06-17 | Optisolar Inc. | Substrate carrier with enhanced temperature uniformity |
| JP2011257019A (en) * | 2010-06-05 | 2011-12-22 | Takenaka Komuten Co Ltd | Clean room zoning unit and clean room zoning method |
| JP2012243507A (en) * | 2011-05-18 | 2012-12-10 | Sharp Corp | Plasma processing apparatus and manufacturing method of thin-film solar cell |
| KR20130061384A (en) * | 2011-12-01 | 2013-06-11 | 주성엔지니어링(주) | Tray for supporting substrate, apparatus and method for manufacturing of solar cell using the same |
| JP2016149508A (en) * | 2015-02-13 | 2016-08-18 | 株式会社カネカ | Manufacturing method of solar cell |
| JP2017518626A (en) * | 2015-02-17 | 2017-07-06 | ソーラーシティ コーポレーション | Method and system for improving manufacturing yield of solar cells |
| JP2016192453A (en) * | 2015-03-30 | 2016-11-10 | 株式会社カネカ | Substrate holder and method for manufacturing solar cell using the same |
Also Published As
| Publication number | Publication date |
|---|---|
| TWI721759B (en) | 2021-03-11 |
| JP7471239B2 (en) | 2024-04-19 |
| TW202029297A (en) | 2020-08-01 |
| CN113330584A (en) | 2021-08-31 |
| JPWO2020152951A1 (en) | 2021-12-02 |
| CN113330584B (en) | 2024-04-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103999242B (en) | Crystalline silicon solar cell, solar cell module and manufacturing method thereof | |
| EP2110859B1 (en) | Laminate type photoelectric converter and method for fabricating the same | |
| Gordon et al. | 8% Efficient thin‐film polycrystalline‐silicon solar cells based on aluminum‐induced crystallization and thermal CVD | |
| EP4148808A1 (en) | Solar cell, method for manufacturing solar cell, and photovoltaic module | |
| CN107710419B (en) | Solar cell and solar cell module | |
| US20090139570A1 (en) | Solar cell and a manufacturing method of the solar cell | |
| JP2012523125A (en) | Photovoltaic module and method of manufacturing a photovoltaic module having a tandem semiconductor layer stack | |
| US10916667B2 (en) | Solar cell and production method therefor, and solar cell module | |
| CN105981180B (en) | Photoelectric conversion element and solar cell module including the photoelectric conversion element | |
| KR20150132545A (en) | Photovoltaic device | |
| JP6653696B2 (en) | Photoelectric conversion element | |
| CN104538468B (en) | Silicon-based film solar cells and its manufacture method | |
| EP3664155A1 (en) | Double-sided electrode type solar cell and solar cell module | |
| JP6995828B2 (en) | Solar cell module | |
| US10340848B2 (en) | I-V measurement device for solar cell, manufacturing method for solar cell, and solar cell module | |
| JP6285713B2 (en) | Crystalline silicon solar cell and solar cell module | |
| JP7471239B2 (en) | Substrate tray for manufacturing solar cells and method for manufacturing solar cells | |
| KR20130035876A (en) | Photoelectric conversion device | |
| WO2014050193A1 (en) | Photoelectric conversion module | |
| EP4468369A1 (en) | Solar cell, and preparation method therefor and application thereof | |
| US20210288196A1 (en) | Solar cell and method for manufacturing same, and solar cell module | |
| JP2018046143A (en) | Solar cell and manufacturing method thereof, and film forming apparatus | |
| Jia et al. | Highly-transparent ZnO: Ga through rapid thermal annealing for low-bandgap solar cell application | |
| JP2014007302A (en) | Method of manufacturing interface passivation structure and solar cell | |
| WO2012081656A1 (en) | Photoelectric conversion device and method for manufacturing same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 19911570 Country of ref document: EP Kind code of ref document: A1 |
|
| ENP | Entry into the national phase |
Ref document number: 2020567378 Country of ref document: JP Kind code of ref document: A |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 19911570 Country of ref document: EP Kind code of ref document: A1 |