[go: up one dir, main page]

WO2016141551A1 - Procédé et dispositif de traitement d'entrelacement - Google Patents

Procédé et dispositif de traitement d'entrelacement Download PDF

Info

Publication number
WO2016141551A1
WO2016141551A1 PCT/CN2015/073949 CN2015073949W WO2016141551A1 WO 2016141551 A1 WO2016141551 A1 WO 2016141551A1 CN 2015073949 W CN2015073949 W CN 2015073949W WO 2016141551 A1 WO2016141551 A1 WO 2016141551A1
Authority
WO
WIPO (PCT)
Prior art keywords
bit
bits
resource block
sub
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2015/073949
Other languages
English (en)
Chinese (zh)
Inventor
淦明
林伟
刘乐
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Priority to PCT/CN2015/073949 priority Critical patent/WO2016141551A1/fr
Publication of WO2016141551A1 publication Critical patent/WO2016141551A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/01—Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques

Definitions

  • the present invention relates to the field of communications technologies, and in particular, to an interleaving processing method and apparatus in a WLAN (Wireless Local Area Networks) system based on OFMDA.
  • WLAN Wireless Local Area Networks
  • the transmission data bits are processed using an interleaving processing technique.
  • the interleaving processing technique After the interleaving processing technique is employed, successive transmission data bits are spread out, and the transmission data bits can be transmitted in a discontinuous manner. In this way, even if a string of errors occurs during transmission, when the message is restored to a successive bit string, the error becomes a single (or a shorter length), and then the channel coding error correction function is used to correct the error, so that Accurate recovery of original transmission data bits.
  • the 802.11a/g/n/ac/ah protocol uses OFDM (Orthogonal Frequency Division Multiplexing) technology for data transmission.
  • OFDM is a multi-carrier technology, which divides the frequency domain into a plurality of mutually orthogonal data subcarriers, and maps the intermodulation processing and the modulated signal corresponding to the modulated transmission data bits to corresponding data subcarriers, respectively. Transmission, and the number of data subcarriers is fixed.
  • OFDMA Orthogonal Frequency Division Multiple Access
  • OFDMA divides the transmission bandwidth into orthogonal sets of subcarriers that do not overlap each other, and allocates different subcarrier sets to different users of orthogonal frequency division multiple access to implement multiple access.
  • OFDM technology OFDMA system can dynamically allocate available bandwidth resources to users in need, and it is easier to optimize the utilization of system resources. Since different subcarrier sets in each OFDM symbol will be allocated to different users, and the number and size of RUs allocated to a single user are very flexible, the original full-band interleaving scheme will result in data between different users.
  • next-generation WLAN technology needs to redesign a more effective bit interleaving scheme for the frequency band occupied by each user in the OFDMA system, and improve the system performance without increasing the system complexity as much as possible.
  • the embodiment of the invention provides an interleaving processing method and device, which can improve system performance.
  • an interleaving processing apparatus for use in an OFMDA-based WLAN system, the apparatus comprising: a packet unit, a bit offloading unit, and a plurality of sub-resource block interleaving units, wherein the grouping unit is configured to be based on a user equipment
  • the resource block RU currently allocated to divide the plurality of bits in the encoded data stream corresponding to the user equipment into a plurality of sets of input bits, and the number of each input bit of the plurality of input bits is determined by the size of the RU a quantity determining unit;
  • the bit stream dividing unit is configured to allocate each group of input bits in the plurality of sets of bits to at least one sub-resource block interleave unit corresponding to each set of input bits; the sub-resource block interleaving And a unit, configured to discretely interleave a plurality of bits input into each of the sub-resource block interleaving units.
  • the grouping unit is specifically configured to: divide the bit into a first bit group and a second bit group, where the first bit group corresponds to M 1 sub-resources a block interleaving unit, where the second bit group corresponds to the M 2 sub-resource block interleaving units, and the size of the RU to be processed by the sub-resource block interleaving unit corresponding to the first bit group is greater than the sub-resource block interlacing corresponding to the second bit group.
  • the sub-resource block interleaving unit currently needs to process the size of the RU
  • RU 2 indicates the size of the RU that the sub-resource block interleaving unit corresponding to the second bit group currently needs to process
  • [] represents the rounding operation.
  • the grouping unit is specifically configured to: generate a random driving code, where the random driving code includes multiple indicator bits, and the multiple indicator bits are Each of the plurality of indicator bits is used to assign a bit corresponding to each indicator bit to the first bit group or the second.
  • N 1 [RU 1 /RU 2 ] ⁇ M 1
  • N 2 M 2
  • RU 1 indicates the size of the RU that the sub-resource block interleaving unit corresponding to the first bit group needs to process
  • RU 2 indicates that the sub-resource block interleave unit corresponding to the second bit group currently needs to be processed.
  • the size of RU, [] represents the rounding operation.
  • the random driving code includes a first indicator bit and a second indicator bit, where the first indicator bit is used to be the first The bit corresponding to the indicator bit is allocated to the first bit group, and the second indicator bit is used to allocate the bit corresponding to the first indicator bit to the second bit group.
  • the bit offloading unit is configured to sequentially or alternately allocate each s bit in each input bit group to each input bit.
  • the output sequence number of the bit allocated by the ith RU RU corresponding to the xth bit group is represented by for:
  • the output sequence number of the bit allocated by the ith RU RU corresponding to the xth bit group is expressed as:
  • k is the input number of the bit to which the i-th RU unit is allocated
  • k is a non-negative integer
  • n is the number of sub-resource block interleaving units corresponding to the x-th bit group.
  • the apparatus further includes a total bit splitting unit, wherein an output bit stream of the bit splitting unit is sequentially input in units of r bits To the total bit splitting unit, the total bit splitting unit is configured to interleave the r bits and then allocate them to the plurality of sub-resource block interleaving units in a certain order, where r is a positive integer.
  • the apparatus further includes a total resource block interleaving unit, where the multiple sub-resource block interleaving units input the output bits to the total resource block.
  • the total resource block interleaving unit is configured to perform discrete interleaving on at least two sub-resource block interleaving units in the sub-resource block interleaving unit corresponding to each bit group.
  • the total resource block interleaving unit is further configured to: when the number of the sub resource block interleaving units corresponding to the xth bit group is greater than When the odd number is 1, the last position of the interleaved unit of the total resource block is vacated.
  • the multiple resource block interleaving units are further configured to: serially output the discrete interleaved multiple bits in a certain order or in parallel Output.
  • each sub-resource block interleaving unit is specifically configured to: according to an order of RUs that each sub-resource block interleave unit currently needs to process,
  • the bits in each of the sub-resource block interleaving units are cyclically shifted by s bits to the right or left.
  • the bit direction in the interleaving unit of each sub-resource block is in accordance with an order of RUs that each sub-resource block interleaving unit currently needs to process s-bit right circular shift, the x-th bit group corresponding to the first I RU RU th input bits and output bits j correspondence is:
  • n 0, 1, ..., n is the number of RUs currently allocated by the user equipment, m is the modulation order, and k is the position number of the input bit of the i-th RU RU, j is the position number of the output bit of the i-th RU unit, and n is the number of sub-resource block interleaving units corresponding to the x-th bit group.
  • an interleaving processing method is provided, which is applied to an OFMDA-based WLAN system, the method comprising: according to a resource block RU to which a user equipment is currently allocated, a packet unit in the encoded data stream corresponding to the user equipment
  • the plurality of bits are divided into a plurality of sets of input bits, the number of each of the plurality of sets of input bits being determined by the size and number of the RUs; the bit shunting unit according to each set of input bits of the plurality of sets of bits
  • the order is allocated to at least one sub-resource block interleave unit corresponding to each set of input bits; the sub-resource block interleave unit discretely interleaves a plurality of bits input into each sub-resource block interleave unit.
  • the grouping unit divides the plurality of bits in the encoded data stream corresponding to the user equipment into multiple groups of inputs according to the resource block RU to which the user equipment is currently allocated.
  • the grouping unit is configured to use the resource block RU to which the user equipment is currently allocated, and the grouping unit is configured to use the plurality of encoded data streams corresponding to the user equipment.
  • the bit is divided into a plurality of sets of input bits, including: allocating consecutive N 1 bits to the first bit group and allocating consecutive N 2 bits to the second bit group in each allocation period of an allocation cycle,
  • N 1 [RU 1 /RU 2 ] ⁇ M 1
  • N 2 M 2
  • RU 1 represents the size of the RU that the sub-resource block interleaving unit corresponding to the first bit group needs to process
  • RU 2 represents the first
  • [] represents the rounding operation.
  • the grouping unit is configured to use the resource block RU to which the user equipment is currently allocated, and the grouping unit is configured to use the plurality of encoded data streams corresponding to the user equipment.
  • the grouping unit is configured to use the resource block RU to which the user equipment is currently allocated, and the grouping unit is configured to use the plurality of encoded data streams corresponding to the user equipment.
  • the bit is divided into a plurality of sets of input bits, including: generating a random driving code, where the random driving code includes a plurality of indicator bits, and the plurality of indicator bits are in one-to-one correspondence with a plurality of bits in the encoded data stream corresponding to the user equipment,
  • N 1 [RU 1 /RU 2 ] ⁇ M 1
  • N 2 M 2
  • RU 1 represents the child corresponding to the first bit group
  • the RU 2 indicates the size of the RU that the sub-
  • the random driving code includes a first indicator bit and a second indicator bit, where the first indicator bit is used to be the first The bit corresponding to the indicator bit is allocated to the first bit group, and the second indicator bit is used to allocate the bit corresponding to the first indicator bit to the second bit group.
  • the bit splitting unit sequentially or alternately allocates each s bits in each input bit group to each of the bits Entering at least two sub-resource block interleave units corresponding to the bit group, where s is a positive integer greater than zero.
  • the output sequence number of the bit allocated by the ith RU RU corresponding to the xth bit group is represented by for:
  • the output sequence number of the bit allocated by the ith RU RU corresponding to the xth bit group is expressed as:
  • k is the input number of the bit to which the i-th RU unit is allocated
  • k is a non-negative integer
  • n is the number of sub-resource block interleaving units corresponding to the x-th bit group.
  • the method further includes: outputting the bit stream of the bit splitting unit into the total bit shunting unit in units of r bits;
  • the total bit shunting unit interleaves the r bits and respectively allocates them to the plurality of sub-resource block interleaving units in a certain order, where r is a positive integer.
  • the method further includes: the multiple sub-resource block interleaving units input the output bits into the total resource block interleaving unit; the total resource The block interleaving unit performs discrete interleaving on at least two sub-resource block interleaving units in the sub-resource block interleaving unit corresponding to each bit group.
  • the total resource block interleaving unit at least two sub-resource block interleaving units in the sub-resource block interleaving unit corresponding to each bit group Performing discrete interleaving includes: performing, by the total resource block interleaving unit, discrete interleaving of at least two sub-resource block interleaving units in the sub-resource block interleaving unit corresponding to each bit group according to a preset list; or the total resource block The interleaving unit interleaves the at least two sub-resource block interleaving units in the sub-resource block interleaving unit corresponding to each bit group according to the row-column rule.
  • the total resource block interleaving unit at least two sub-resource block interleaving units in the sub-resource block interleaving unit corresponding to each bit group
  • the interleaving according to the row and column rules includes: when the number of sub-resource block interleaving units corresponding to the xth bit group is an odd number greater than 1, the last position of the interleaved unit of the total resource block is vacated.
  • each of the plurality of sub-resource block interleaving units inputs the sub-resource block
  • the plurality of bits of the interleaving unit are discretely interleaved, including: serially outputting or sequentially outputting the plurality of bits after the discrete interleaving in a certain order.
  • each of the plurality of sub-resource block interleaving units is to input multiple bits of the inter-resource unit of each sub-resource block
  • Performing discrete interleaving includes: each of the plurality of sub-resource block interleaving units cyclically shifts bits in each of the sub-resource block interleaving units according to an order of the each sub-resource block interleaving unit.
  • each of the plurality of sub-resource block interleaving units is configured according to an order of each of the sub-resource block interleaving units
  • the bits in the sub-resource block interleaving unit are cyclically shifted, including: each sub-resource block interleave unit, according to the order of the RUs that each sub-resource block interleave unit needs to process, the bit in each inter-resource block interleave unit Rotate the s bit right or left.
  • the bit direction in the interleave unit of each sub-resource block is in accordance with an order of RUs that each sub-resource block interleave unit currently needs to process s-bit right circular shift, the x-th bit group corresponding to the first I RU RU th input bits and output bits j correspondence is:
  • the method and apparatus for interleaving processing in the embodiment of the present invention are applied to an OFDMA-based WLAN system, and the encoded data stream corresponding to the user equipment is configured by the grouping unit according to the size and number of RUs allocated by the current user equipment.
  • the plurality of bits are divided into a plurality of sets of input bits; the bit splitting unit divides the bits included in each of the plurality of input bit groups according to one a predetermined order is allocated to all sub-resource block interleave units corresponding to each bit group; each sub-resource block interleave unit of the plurality of sub-resource block interleaving units discretizes a plurality of bits input to each of the sub-resource block interleave units Interleaving, the interleaving scheme is applicable when a single user equipment is allocated multiple RUs, and the performance is excellent and the implementation is simple, thereby improving the performance of the system without increasing system complexity.
  • FIG. 1 is a block diagram of a BICM part system in BCC encoding in the existing WLAN standard
  • FIG. 2 is a schematic diagram of a first embodiment of performing three sub-interleaving processes for data bits to be transmitted in the prior art
  • FIG. 3 is a schematic diagram of a second embodiment of performing three sub-interleaving processes for data bits to be transmitted in the prior art
  • FIG. 4a is a schematic structural diagram of a first embodiment of a WLAN device according to the present invention.
  • 4b is a schematic diagram of an interleaving processing unit in a first embodiment structure of a WLAN device according to the present invention
  • FIG. 6 is a schematic block diagram of an apparatus for interleaving processing according to an embodiment of the present invention.
  • FIG. 7 is another schematic block diagram of an apparatus for interleaving processing according to an embodiment of the present invention.
  • FIG. 8 is still another schematic block diagram of an apparatus for interleaving processing according to an embodiment of the present invention.
  • FIG. 9 is a schematic diagram of an interleaving manner of a sub-resource block interleaving unit according to an embodiment of the present invention.
  • FIG. 10 is a schematic diagram of another interleaving manner of a sub-resource block interleaving unit according to an embodiment of the present disclosure.
  • FIG. 11 is a schematic structural diagram of a third embodiment of a WLAN device according to the present invention.
  • FIG. 12 is a flowchart of a first implementation manner of an interleaving processing method in a WLAN system according to the present invention
  • FIG. 13 is a flowchart of a second implementation manner of an interleaving processing method in a WLAN system according to the present invention.
  • FIG. 14 is a third implementation manner of an interleaving processing method in a WLAN system according to the present invention.
  • FIG. 15 is a schematic structural diagram of another embodiment of a WLAN system according to the present invention.
  • FIG. 16 is a schematic diagram showing performance comparison of four interleaving schemes when coding and modulating into MCS0 under the Channel D NLOS channel.
  • BICM bit-interleaved coded modulation
  • FIG. 1 is a block diagram of the BICM part of the Binary Convolutional Code (BCC) encoding in the existing WLAN standard.
  • the interleaver is serially cascaded between the BCC encoder and the constellation mapper, where the interleaver interleaves the bits of the OFDM symbol to obtain frequency domain coded diversity.
  • the system includes the following components: a Forward Error Control (FEC) unit for performing a channel coding operation on the data bits to obtain a channel-coded data bit stream.
  • FEC Forward Error Control
  • SP Stream Parser
  • the interleaver (Interlever) is used to interleave each spatial data stream, and may be interleaved multiple times, for example, three times.
  • the Constellation Mapper is used to map the interleaved bitstream to the constellation points in the modulation constellation to obtain a constellation symbol data stream.
  • a Cyclic Shift Delay (CSD) unit is used to perform a cyclic shift delay operation on each spatial data stream.
  • the first interleaving processing unit is configured to map adjacent data bits to be transmitted onto non-adjacent data subcarriers.
  • k denotes an input position label of the first interleaving processing unit
  • i denotes a corresponding output position label (or an input position label of the first interleaving processing unit) after the data bit to be transmitted passes through the first interleaving processing unit; the mapping relationship between k and i may be for:
  • N COL , N ROW are the interleaving parameters processed by the known first interleaving processing unit; N CBPSSI is the number of input/output locations processed by the first interleaving processing unit, and N CBPSSI is equal to the number of data subcarriers multiplied by the modulation order number; Indicates the rounding operation. It is worth noting that N COL and N ROW are all determined by the number of data subcarriers.
  • the second interleaving processing unit is configured to alternately map adjacent coded bits to a low significant bit (LSB) and a high significant bit (MSB) in the constellation, to prevent the coded bits from being continuously mapped to the low significant bits.
  • i denotes an output position label after the first interleaving of the first interleaving processing unit, and is also an input position label processed by the second interleaving processing unit
  • j denotes an output position label after the data bit to be transmitted is interleaved by the second interleaving processing unit, i
  • the mapping relationship with j can be:
  • the third interleaving processing unit is configured to perform frequency rotation on other spatial streams to reduce correlation between adjacent bits of different spatial streams.
  • j denotes an output position number after the interleaving process of the second interleaving processing unit, and is also an input position number of the interleaving process of the third interleaving processing unit
  • r denotes an output position number of the data bit to be transmitted after being interleaved by the third interleaving processing unit. If the number of spatial streams N ss is greater than or equal to 2 and less than or equal to 4, the mapping relationship between j and r can be:
  • N BPSCS is a modulation order
  • N ROT is an interleaving parameter of a known third interleaving processing unit interleaving process. If the number of spatial streams is greater than 4, the mapping relationship between j and r can be:
  • J(i ss ) is the stream bit cyclic shift coefficient in the above formula
  • i ss is the sequence number of the spatial bit stream
  • J(i ss ) is related to i ss .
  • the relationship between the two is as follows:
  • the number of data subcarriers may be 52; when the bandwidth is 40 MHz, the number of data subcarriers may be 108; when the bandwidth is 80 MHz, the number of data subcarriers may be Thought 234. It is not limited to the above-mentioned cases, and may be set according to actual needs, and details are not described herein again.
  • the input position of each sub-interlacing process has a one-to-one correspondence with the output position, but an embodiment that does not correspond one-to-one in the order of the input position may be adopted.
  • FIG. 3 it is a schematic diagram of a second embodiment for performing three sub-interleaving processes on data bits to be transmitted in the prior art.
  • the input position of the transmission data bit 1 shown in FIG. 3 before the first sub-interleaving process is the first input position of the first sub-interleave processing
  • the output position after the first sub-interleave processing may be performed.
  • the input position before the second sub-interleave processing of the transmission data bit is the second input position of the second sub-interleave processing
  • the second input position is performed.
  • the output position after the second sub-interlacing process may be the third output position of the second sub-interlacing process, and the relationship between the input position and the output position of the third sub-interlacing process is not described again, and may be performed according to actual needs and corresponding protocols. set up.
  • the data bits to be transmitted after the interleaving process are modulated to obtain a modulated signal, and then the modulated signal is mapped to the corresponding data subcarrier for transmission.
  • each of the input/output positions for interleaving in the interleaver corresponds to a corresponding data subcarrier, that is, data bits to be transmitted through any input/output position are mapped to corresponding data. After the subcarrier is sent and sent.
  • the data of a single user equipment corresponds to the entire frequency band
  • the size of the interleaver corresponds to the bandwidth size (for example: 20M/40M/80M)
  • the parameters of the interleaver need only Three bandwidth designs are available.
  • a single user equipment may be assigned a number of flexible and flexible RUs, such that the number of frequency bands corresponding to the user equipment is large.
  • the fixed-length bit interleaver of a single bandwidth defined by the existing WLAN standard cannot be reused, and a more flexible interleaver needs to be redesigned; for an OFDMA-based WLAN system, a single user equipment When multiple RUs are assigned, the redesigned interleaving scheme requires superior performance and simplicity of implementation.
  • the first embodiment of the present invention provides an OFDMA-based WLAN system architecture diagram, where the WLAN system uses a serial cascading device when allocating multiple RUs for a single user equipment, and the serial cascading mode can be adopted.
  • a four-level processor as shown in FIG. 4, wherein the WLAN device includes an access point (AP) and a terminal, such as a transmitting end being an AP and a receiving end being a terminal, as shown in FIG. 4a, where the transmitting The terminal includes: an FEC unit, a splitter, an interleaving processing device, a constellation mapper, and a cyclic shift delay unit, wherein, as shown in FIG. 4b, the interleave processing device in the OFMDA-based WLAN system further includes a packet unit, a bit split unit, and a sub Resource block interleaving unit.
  • a splitter is configured to allocate a single bit stream in the FEC unit to the iss spatial data stream, where the spatial data stream refers to a MIMO multi-antenna that needs to be converted from a single data stream to an iss data stream, so that multiple antennas simultaneously transmit data.
  • a grouping unit configured to divide, according to the resource block RU to which the user equipment is currently allocated, a plurality of bits in the encoded data stream corresponding to the user equipment into multiple sets of input bits, each group of input bits of the multiple sets of input bits
  • the number of the RUs is determined by the size and number of the RUs to which the user equipment is currently allocated; and each set of input bits corresponds to at least one sub-resource block interleaving unit, and the sub-resource interleave units corresponding to the same set of input bits currently need to process the same RU.
  • the transmitting end may include iss grouping units, one grouping unit corresponding to one spatial data stream, and the iss grouping unit respectively assigning bits of the iss spatial data stream to each group of input bits.
  • the grouping unit may be a user equipment corresponding to the plurality of bits of the coded data stream into a first bit group and second bit group, wherein the first bit group corresponding to the resource block interleaver M 1 sub-unit,
  • the second bit group corresponds to the M 2 sub-resource block interleaving units, and the size of the RU that needs to be processed by each sub-resource block interleaving unit corresponding to the first bit group is greater than that of each sub-resource block corresponding to the second bit group.
  • bit-splitting unit for allocating bits to which each bit group is allocated in a certain order All sub-resource block interleave units corresponding to each bit group.
  • the bit stream splitting unit can be a bit stream splitter.
  • the interleaving processing apparatus may include a bit stream splitter for respectively processing the number of bits included in each bit group; the interleaving processing apparatus may also include a plurality of bit stream splitters, and each bit stream splitter corresponds to one A bit group for processing a bit stream in the group, and the present invention is not limited thereto.
  • the bit offloading unit is configured to sequentially or alternately allocate each s of the bits included in each bit group to the sub-resource block interleaving unit corresponding to each bit group, where s is a positive integer greater than 0.
  • bit number assigned to the ith RU RU corresponding to the xth bit group is j, and the corresponding relationship is:
  • bit number assigned to the ith RU RU corresponding to the xth bit group is j, and the corresponding relationship is:
  • k is the input number of the bit to which the ith RU RU is allocated
  • k is a non-negative integer
  • n is the number of sub-resource block interleaving units corresponding to the x-th bit group.
  • each sub-resource interleaving unit is configured to discretely interleave a plurality of bits input to each of the sub-resource block interleaving units.
  • the specific discrete interleaving process includes at least one of the following:
  • Each of the plurality of sub-resource block interleaving units is configured to discretely interleave the input bits, and the discrete interleaving is serially outputted in a certain order or output to the mapping unit in parallel;
  • Each of the plurality of sub-resource block interleaving units may be further configured to input the input bits in the order of the rows and output them in a column manner.
  • each of the sub-resource block interleaving units may be configured to alternately map the bits output according to the column to the low significant bit and the high significant bit in the constellation; and/or each sub-resource block interleaving unit is configured to interleave according to each sub-resource block.
  • the order of the cells cyclically shifts the inner bits thereof.
  • the each sub-resource block interleaving unit may cyclically shift its inner bits to the right or left by s bits according to the order of the RUs.
  • the apparatus for interleaving processing may further include a total bit splitting unit, where the total bit splitting unit is located between the bit splitting unit and the plurality of sub-resource block interleaving units, and the output bit stream of the bit shunting unit is per r
  • the bits are sequentially input to the total bit splitting unit, which is the total ratio
  • the special offloading unit is configured to interleave the r bits and allocate them to the plurality of sub resource block interleaving units in a certain order, where r is a positive integer.
  • the apparatus for the interleaving process may further include a total resource block interleaving unit, where the total resource block interleaving unit is located between the multiple sub-resource block interleaving units and the constellation mapper, and the multiple sub-resource block interleaving units will output The bit is input to the total resource block interleaving unit; the total resource block interleaving unit is configured to perform discrete interleaving on at least two sub-resource block interleaving units in the sub-resource block interleaving unit corresponding to each bit group.
  • a constellation mapper is configured to map the bit stream output after the interleaving to a constellation point in the modulation constellation to obtain a constellation symbol data stream.
  • a cyclic shift delay unit is configured to perform a cyclic shift delay operation on each spatial data stream.
  • the receiving end includes:
  • a constellation demapper configured to demap the received constellation symbols into bit data to obtain a received bit data stream
  • a deinterleaver configured to perform a deinterleaving operation on the received bit data stream to obtain each spatial bit stream after deinterleaving
  • bit converger for combining bits in a plurality of sub-resource block interleaving units corresponding to each bit group into a plurality of sets of single bit data streams in a corresponding order
  • An anti-packet unit configured to combine the bit data streams of each group to obtain a single bit data stream of all groups
  • a combiner for combining iss spatial data streams into a single bit data stream
  • An FEC decoder unit is configured to perform a channel decoding operation on a single bit data stream to obtain a sequence of information data bits.
  • the receiving end performs corresponding processing according to the processing of the transmitting end, and details are not described herein again.
  • the apparatus for interleaving processing in the embodiment of the present invention is applied to an OFDMA-based WLAN system, where a plurality of bits in an encoded data stream corresponding to a user equipment are used by a grouping unit according to the size and number of RUs allocated by the current user equipment.
  • the bit shunting unit assigns bits included in each of the plurality of input bit groups to all of the sub-resource block interleaving units corresponding to each of the bit groups in a certain order;
  • Each of the resource block interleaving units performs discrete interleaving on a plurality of bits input to each of the sub-resource block interleaving units, and the interleaving scheme is applicable when a single user equipment is allocated a plurality of RUs, and the performance is excellent It is simple enough to improve system performance without increasing system complexity.
  • the WLAN device sending end includes the following components:
  • FEC encoder unit used for error control coding (or channel coding) on a bit stream to obtain a channel coded data bit stream;
  • a splitter is used to allocate a single bit stream in the FEC unit to the iss spatial data stream. Assuming that there are iss spatial data streams on the data transmitting end, the splitter allocates the channel-coded single-bit stream to the iss spatial data stream;
  • the iss grouping unit is configured to divide, according to the resource block RU to which the user equipment is currently allocated, the plurality of bits in the encoded data stream corresponding to the user equipment into multiple sets of input bits, each of the multiple sets of input bits.
  • the number of input bits is determined by the size and number of RUs to which the user equipment is currently allocated, and each set of input bits corresponds to at least one sub-resource block interleaving unit, and the sub-resource block interleaving unit corresponding to the same set of input bits currently needs to be processed by the RU. Same size;
  • bit stream splitter configured to allocate bits included in the xth bit group to all sub-resource block interleave units corresponding to each bit group in a certain order
  • each sub-resource interleaving unit is configured to discretely interleave the input bits, and the plurality of sub-resource block interleaving units input the output bits into the total resource block interleaving unit, where the x-th bit group corresponds
  • the n sub-resource block interleaving units are taken as an example, and the n sub-resource block interleaving units perform interleaving processing on the bits in the x-th bit group;
  • a total resource block interleaving unit configured to perform discrete interleaving on at least two sub-resource block interleaving units in the sub-resource block interleaving unit corresponding to each bit group;
  • a constellation mapper is configured to map the interleaved bitstream to a constellation point in the modulation constellation to obtain a constellation symbol data stream.
  • a cyclic shift delay unit is configured to perform a cyclic shift delay operation on each spatial data stream.
  • the interleaving processing apparatus may include a grouping unit, a bit component, and M sub-resource block interleaving. unit.
  • the grouping unit is configured to divide, according to the size and quantity of the resource block RU to which the user equipment is currently allocated, the plurality of bits in the encoded data stream corresponding to the user equipment into multiple sets of input bits, each group of input bits.
  • the grouping unit is configured to divide, according to the size and quantity of the resource block RU to which the user equipment is currently allocated, the plurality of bits in the encoded data stream corresponding to the user equipment into multiple sets of input bits, each group of input bits.
  • the sub-resource block interleaving unit corresponding to the same set of input bits
  • the sub-resource block interleaving unit currently needs to process the same RU, and all the sub-resource block interleave units corresponding to all the group input bits have a total of M. .
  • the grouping unit may divide the plurality of bits in the encoded data stream corresponding to the user equipment into a first bit group and a second bit group according to the size and quantity of the resource block RU to which the user equipment is currently allocated.
  • the first bit group includes M 1 sub-resource block interleaving units
  • the second bit group includes M 2 sub-resource block interleaving units, and the size of the RU currently required to be processed by each sub-resource block interleaving unit corresponding to the first bit group
  • Each of the sub-resource block interleaving units corresponding to the second bit group is currently required to process the size of the RU
  • M 1 and M 2 are positive integers
  • M M 1 +M 2 , where M is the current sub-resource block interleaving unit. The total number.
  • the grouping unit divides the plurality of bits in the encoded data stream corresponding to the user equipment into the first bit group and the second bit group according to the size and quantity of the resource block RU to which the user equipment is currently allocated.
  • [] represents the rounding operation.
  • the size of the system FFT in the 40M bandwidth is 256 points, and at this time, the 40M bandwidth is divided into 8 small RUs and 1 large RU, wherein Each small RU contains 24 data subcarriers and 2 pilot subcarriers, and each large RU contains 234 data subcarriers and 8 pilot subcarriers.
  • the user equipment is allocated 9 sub-resource block interleaving units, and the grouping unit will firstly be based on the size of the RUs.
  • the plurality of bits in the encoded data stream corresponding to the user equipment are grouped into a first bit group and a second bit group, and the first bit group corresponds to one large RU, that is, corresponding to one sub-resource interleaving unit,
  • the two-bit group corresponds to eight small RUs, that is, corresponding to eight sub-resource block interleaving units.
  • the grouping unit divides the plurality of bits in the encoded data stream corresponding to the user equipment into the first bit according to the size and quantity of the resource block RU to which the user equipment is currently allocated.
  • the size of the system FFT in the 40M bandwidth is 256 points, and at this time, the 40M bandwidth is divided into 8 small RUs and 1 large RU, wherein Each small RU contains 24 data subcarriers and 2 pilot subcarriers, and each large RU contains 234 data subcarriers and 8 pilot subcarriers.
  • the user equipment is allocated 9 sub-resource block interleaving units, and the grouping unit will firstly be based on the size of the RUs.
  • the plurality of bits in the encoded data stream corresponding to the user equipment are grouped into a first bit group and a second bit group, and the first bit group corresponds to one large RU, that is, corresponding to one sub-resource interleaving unit,
  • the two-bit group corresponds to eight small RUs, that is, corresponding to eight sub-resource block interleaving units.
  • the grouping unit may alternately move to the first bit group and the second bit group through a combination of a conventional bit interleaver and a selection switch.
  • a kind of allocation bit may be used to determine the size of the RU corresponding to the first bit group.
  • the grouping unit divides the plurality of bits in the encoded data stream corresponding to the user equipment into the first bit according to the size and quantity of the resource block RU to which the user equipment is currently allocated.
  • the grouping unit may be further configured to generate a random driving code, where the random driving code includes a plurality of indicator bits, and the plurality of indicator bits are a plurality of bits in the encoded data stream corresponding to the user equipment.
  • N 1 [RU 1 /RU 2 ] ⁇ M 1
  • N 2 M 2
  • RU 1 represents the first bit
  • the RU 2 indicates the size of the RU that the sub-resource block interleaving unit in the second bit group needs to process
  • [] represents the rounding operation.
  • the random driving code may include a first indicator bit and a second indicator bit, where the first indicator bit is used to allocate a bit corresponding to the first indicator bit to the first bit group, the second indication The bit is used to allocate the bit corresponding to the first indicator bit to the second bit group.
  • the size of the system FFT in the 40M bandwidth is 256 points, and at this time, the 40M bandwidth is divided into 8 small RUs and 1 large RU, wherein Each small RU contains 24 data subcarriers and 2 pilot subcarriers, and each large RU contains 234 data subcarriers and 8 pilot subcarriers.
  • the user equipment is allocated 9 sub-resource block interleaving units, and the grouping unit will firstly be based on the size of the RUs.
  • the plurality of bits in the encoded data stream corresponding to the user equipment are grouped into a first bit group and a second bit group, and the first bit group corresponds to one large RU, that is, corresponding to one sub-resource interleaving unit,
  • the two-bit group corresponds to eight small RUs, that is, corresponding to eight sub-resource block interleaving units.
  • the grouping unit may generate a random driving code by using a random bit interleaver, where the random driving code includes a plurality of indicator bits, and the plurality of indicator bits are a plurality of bits in the encoded data stream corresponding to the user equipment.
  • the random driving code may include a first indicator bit “0”, a second indicator bit “1”, and the random driver code may be “01101110011101000101...”, wherein the first indicator bit “0” is used to indicate the indication.
  • the bit corresponding to the bit is allocated to the first bit group; the second indicator bit "1" is used to indicate that the bit corresponding to the indicator bit is allocated to the second bit group.
  • the ratio of the number of bits allocated to the first bit group to the number of bits allocated to the second bit group is N 1 /N 2 , where N is larger than the second bit group.
  • the random driving code may include a first indicator bit and a second indicator bit, where the first indicator bit is “00”, and is used to indicate that the bit corresponding to the indicator bit is allocated to the first bit group;
  • the second indication bit is "11" for indicating that the bit corresponding to the indication bit is allocated to the second bit group, and the present invention is not limited thereto.
  • the bits included in each bit group are further interleaved and output by the bit stream splitter and the corresponding multiple resource block interleaving units.
  • the interleaving process can be performed by the following method.
  • the sub-resource block interleaving unit may perform the interleaving process by using the sub-resource block interleaving unit in the interleaving processing apparatus of the embodiment of the present invention; if the input bit group is used, Corresponding to a plurality of sub-resource block interleaving units, the bits included in each bit group can be further interleaved by the following method, as shown in FIG.
  • bit group corresponds to At least two sub-resource block interleaving units are assumed.
  • bit group corresponds to n sub-resource block interleaving units
  • bit-dividing unit included in the x-th bit group is processed by the interleaving scheme of the present invention.
  • the specific processing flow is as follows:
  • the bit-dividing unit interleaves each bit of the xth bit group to a plurality of RUs corresponding to the plurality of sub-resource block interleaving units corresponding to the user equipment in the x-th bit group.
  • m log 2 M be the system modulation order, and M be the constellation size. If the xth bit group corresponds to n sub-resource block interleaving units, that is, the xth bit group corresponds to n RUs, the bit shunting unit may The bit-by-bit interleaving is assigned to RU1 to RUn.
  • any one of the bit groups corresponds to four sub-resource block interleaving units, corresponding to four RUs, or four RUs of the same size are currently allocated to the user equipment at the same time, and four sub-resources corresponding to four RUs are grouped by the grouping unit.
  • the block interleaving unit corresponds to the same bit group at the same time, and the number of data subcarriers in each RU is three, and the modulation mode of the system is 64QAM, and there are 72 bits in the data stream of one OFDMA symbol bit.
  • the order of the bit data streams is (0, 1, ..., 71), and is decomposed one by one to four RUs as shown in the following table:
  • the bit-split unit may also allocate a set of interlaces to RU1 to RUn for each s-bit, and the corresponding relationship of the bit number assigned to the i-th RU of the x-th bit group is j is as follows:
  • k represents the bit number input by each resource block interleaving unit
  • k is a non-negative integer
  • s represents the number of bits allocated consecutively for each resource block interleaving unit
  • n is the sub-resource block interleaving unit corresponding to the xth bit group The number.
  • the order of the bit data stream is (0, 1, ..., 71), and at least two bits can be decomposed into four RUs as shown in the following table:
  • the bit-split unit in the embodiment of the present invention is not limited to the allocation of s bit sequences in the data stream to RU1 to RUn.
  • q RUs may be selected for alternate allocation.
  • the corresponding bit of the x-th bit group The bit number assigned to the i RU RUs is j, and the corresponding relationship is:
  • the n RU interleaving units include an RU1 interleaving unit, an RU2 interleaving unit, an RU3 interleaving unit, and a RUn interleaving unit.
  • the interleaving manner for each RU interleaving unit may adopt the following implementation manner:
  • Each sub-resource block interleaving unit is configured to input the bits input in the order of rows and output them in a column manner, and each sub-resource block interleaving unit after discrete interleaving serially outputs or discretely interleaves in a certain order.
  • the sub-resource block interleaving units are output in parallel.
  • Each of the corresponding n RU interleaved units in the xth bit group may adopt a row and column interleaver, that is, a travel list, and the parameter is (N ROW , N COL ).
  • the bits before and after the interleaving be x k and w i respectively , where k is the bit position number before interleaving, the number before the x k interleaving is the bit corresponding to the k bit position, i is the bit position number after the interleaving, and the number after w i interleaving is For the bit corresponding to the position of the i bit, the specific interleaving formula is:
  • N COL and N ROW are the interleaving parameters processed by the known first interleaving processing unit.
  • bit order in the first RU after the interleaving is as follows:
  • the order of bits in RU1 is: (0,4,8,12,16,20,24,28,1,5,9,13,17,21,25,29,2,6, ...,27,31).
  • Each of the sub-resource block interleaving units is configured to cyclically shift the inner bits according to the order of each sub-resource block interleave unit, and the cyclically shifted bits are serially output in a certain order in each sub-resource block interleave unit, or FIG. 9 is a schematic diagram of a specific interleaving manner of a sub-resource block interleaving unit according to an embodiment of the present invention.
  • Each of the bit interleaving units alternately maps adjacent coded bits to low significant bits and high significant bits in the constellation.
  • i is the pre-interleaving bit
  • the position number, the number before the w i interleaving is the bit corresponding to the i bit position
  • j is the bit position number after the interleaving
  • the number corresponding to the j bit position after the y j interleaving the number of bits after the N CBPSS is encoded for the data stream
  • the specific interweaving formula is:
  • N CBPSS is the number of coded bits per spatial data stream.
  • Embodiment 1 and Embodiment 2 can perform independent interleaving, that is, only interleaving once, or can be interleaved in combination, that is, interleaving according to Embodiment 1 and performing Interleaving 2, that is, interleaving twice.
  • Each of the sub-resource block interleaving units is used by each sub-resource block interleaving unit to output in columns
  • the bits are alternately mapped to the low significant bits and the high significant bits in the constellation diagram, and the cyclically shifted bits are serially output in a certain order in each sub-resource block interleaving unit or each sub-resource block interleaved unit after discrete interleaving Parallel output.
  • n is the number of RUs corresponding to the user equipment currently in the xth bit group
  • m is the modulation order
  • k is the i-th RU RU
  • j is the bit position number outputted after the I/Q interleaving in the i-th RU RU.
  • the xth bit group corresponds to 4 sub resource block interleaving units, and also corresponds to 4 RUs, or it is assumed that 4 RUs of the same size are simultaneously allocated to a single user equipment, and the number of data subcarriers in each RU is Three, the modulation mode of the system is 64QAM, then there are 72 bits in the data stream of one OFDMA symbol bit.
  • the sequence of each bit in Table 1 and 4 RUs is as shown in Table 6:
  • the cyclic shift in the RU I/Q interleaving unit can also be performed to the left, at this time:
  • the third embodiment of the present invention can be interleaved independently, and only interleaved once, or can be interleaved in combination with the first embodiment. That is, according to the first embodiment, the third embodiment is interleaved, that is, interleaved twice.
  • the total number of corresponding sub-resource block interleave units in all the bit groups is N, that is, the number of RUs allocated by the user equipment.
  • the total RU interleaving unit is located between the N sub-resource block interleaving units and the constellation mapper.
  • Each of the N sub-resource block interleaving units is configured to discretely interleave the input bits and output the data to the total resource block in parallel.
  • the total resource block interleaving unit is configured to perform discrete interleaving on at least two sub-resource block interleaving units in the sub-resource block interleaving unit corresponding to each bit group.
  • the total resource block interleaving unit does not interleave internal bits of each sub-RU interleaving unit, and performs overall replacement operations only between multiple RUs corresponding to each bit group, thereby increasing the frequency of the system in a case where the complexity is low. Diversity coding gain.
  • the size of the total RU interleaving unit is much smaller than that of the conventional bit interleaver. Therefore, the interleaving rule can be pre-stored as a list, and the RU position number comparison before and after the interleaving is saved in the list, and the list is queried when the interleaving operation is performed.
  • the RU The weaver can also be interleaved using simple interleaving rules, such as a row and column interleaver.
  • the number of rows and columns interleaver columns can be fixed first, and the number of rows can be gradually increased as the interleaving elements increase.
  • the number of rows and columns of interleaver rows can also be fixed first, and the number of columns can be gradually increased as the interleaving elements increase.
  • the interleaving rules are as shown in Table 7 when the elements to be interleaved are even and odd.
  • n is an even number
  • p is an even number.
  • the table in the left table indicates that each row and column of the row and column interleaver can be filled when the number of elements to be interleaved is n, and the last element of the last row of the row and column interleaver is filled when the element to be interleaved is p. Empty, this element can be ignored during write and read operations.
  • the xth bit group corresponds to 4 sub resource block interleaving units, and also corresponds to 4 RUs, or if there are 4 simultaneous RUs of the same size allocated to a single user equipment, and the number of data subcarriers in each RU
  • the modulation mode of the system is 64QAM, and there are 72 bits in the data stream of one OFDMA symbol bit.
  • Table 8 the sequence of each bit in Table 6 and 4 RUs is as shown in Table 8:
  • the total RU interleaving unit can also be incorporated into the bit decomposing unit, and the bit decomposing unit changes the bit allocation rule to achieve the same function as the RU interleaver.
  • each of the sub-resource block interleaving units after the discrete interleaving is outputted in parallel to the total RU interleave unit to perform interleaving between the RUs
  • the embodiment of the present invention may also adopt a total RU interleave unit, and each sub-resource block is interleaved.
  • the units are serially output to the constellation mapping unit in a certain order, and the specific serial output may be alternated or other discrete manners, and the present invention will not be described in detail.
  • the bit shunting unit assigns bits included in each of the plurality of input bit groups to all of the sub-resource block interleaving units corresponding to each of the bit groups in a certain order;
  • Each of the resource block interleaving units is configured to discretely interleave a plurality of bits input to each of the sub-resource block interleaving units, where the interleaving scheme is applicable when a single user equipment is allocated multiple RUs, and the performance is excellent and the implementation is simple. Thereby improving the performance of the system without increasing system complexity.
  • FIG. 11 is a schematic structural diagram of a third embodiment of a WLAN device according to an embodiment of the present invention. As shown in FIG. 11, different from the second embodiment of the WLAN device according to the embodiment of the present invention is a bit splitter and a sub-resource block.
  • a total bit splitting unit is added between the interleaving units, and the sub-resource block interleaving unit is directly connected to the constellation. After the bit-split unit is added, the total bit-splitting unit is added.
  • N RUs are allocated to the same user equipment together, and the grouping unit is used to divide the plurality of bits corresponding to the user equipment according to the size of each RU.
  • Each set of input bits corresponds to an RU of the same size, where the xth bit group corresponds to n sub resource block interleaving units, and the n sub resource block interleaving units also correspond to n same size RUs, for example, for the bit processing flow in each bit group described as follows:
  • the bit shunting unit inputs the bit stream of the xth bit group into the total bit shunting unit in units of r bits, and interleaves the r bits by the total bit shunting unit, and sends the n resources corresponding to the xth bit group.
  • the block interleaving unit, the n resource block interleaving unit processing flow is the same as the previous scheme description.
  • the bit shunt unit will output the shunt at this time.
  • the bit stream is input to the total bit stream unit in units of every 8 bits. For example, if the output bits of the bit shunting unit are (0, 1, 2, 3, 4, 5, 6, 7), the total bit shunting unit interleaves the interleaving interleaving unit shown in Table 9 and outputs the bit order from top to bottom. It is (0, 2, 4, 6, 1, 3, 5, 7).
  • the 8 bits are written to the respective resource blocks, and then the 8 bits are read in to repeat the above process until each resource block is filled.
  • the OFDMAA-based WLAN system in the above embodiment adopts the above system architecture, not only solves the problem that the bit interleaver cannot be reused, but also the interleaver length based on the design is more flexible, when a single user equipment is allocated multiple RUs of different sizes.
  • the interleaving scheme of the above design is excellent in performance and simple in implementation, thereby improving system performance without increasing system complexity.
  • the embodiment provides a method for interleaving processing in an OFDMA-based WLAN system, and the executor of the method may be a WLAN device including an interleaver, as shown in FIG. 12, which is sent in a WLAN system provided by the present invention.
  • the flowchart of the first implementation manner of the interleaving processing method includes the following steps:
  • the packet unit divides, according to the resource block RU to which the user equipment is currently allocated, the plurality of bits in the encoded data stream corresponding to the user equipment into multiple sets of input bits, and each group of the input bits of the multiple sets of input bits The number is determined by the size and number of the RU.
  • the same input bit group corresponds to at least one RU, and the at least one RU corresponds to the same number of sub-resource block interleave units, and the RUs corresponding to the same input bit group have the same size.
  • the grouping unit may be a user equipment corresponding to the plurality of bits of the coded data stream into a first bit group and second bit group, wherein the first bit group corresponding to the resource block interleaver M 1 sub-unit,
  • the second bit group corresponds to the M 2 sub-resource block interleaving units, and the size of the RU that needs to be processed by each sub-resource block interleaving unit corresponding to the first bit group is greater than that of each sub-resource block corresponding to the second bit group.
  • the random driving code may include a first indicator bit and a second indicator bit, where the first indicator bit is used to allocate a bit corresponding to the first indicator bit to the first bit group, the second indication The bit is used to allocate the bit corresponding to the first indicator bit to the second bit group.
  • the bit offloading unit allocates the bits of each bit group to all the sub-resource block interleaving units corresponding to each bit group in a certain order.
  • the bit offloading unit is configured to sequentially or alternately allocate each s of the bits of each bit group to the sub-resource block interleaving unit corresponding to each bit group, where s is a positive integer greater than 0.
  • bit number assigned to the ith RU RU corresponding to the xth bit group is j, and the corresponding relationship is:
  • bit number assigned to the ith RU RU corresponding to the xth bit group is j, and the corresponding relationship is:
  • k is the input number of the bit to which the i-th RU unit is allocated
  • k is a non-negative integer
  • n is the number of sub-resource block interleaving units corresponding to the x-th bit group.
  • Each of the plurality of sub-resource block interleaving units performs discrete interleaving on a plurality of bits input to each of the sub-resource block interleaving units.
  • the plurality of resource block interleaving units perform discrete interleaving of the input bits, and specifically: each of the plurality of sub-resource block interleaving units is used for discretely interleaving the input bits, and the discrete interleaving is performed in a certain order. Output or parallel output to the mapping unit.
  • the sub-resource block interleaving unit performs discrete interleaving on the input bits, where the inter-interleaving unit inputs the input bits in the order of the rows and then according to the column manner. And performing outputting; and/or each of the plurality of sub-resource block interleaving units cyclically shifting bits in each of the sub-resource block interleaving units according to an order of the each sub-resource block interleaving unit.
  • the sub-resource block interleaving unit inputs the input bits in the order of the rows and outputs them in a column manner.
  • the method further includes: each sub-resource block interleaving unit alternately maps the bits output according to the columns to the low-significant bits in the constellation diagram. And high effective bits.
  • Each of the sub-resource block interleaving units cyclically shifts the inner bits according to the order of each sub-resource block interleave unit, specifically: the per-sub-resource block interleaving unit cyclically shifts its inner bits to the right or left according to the order of the RUs. Bit s bit.
  • the output bit j correspondence is:
  • n 0, 1, ...
  • n the number of RUs corresponding to the xth bit group in the RU currently allocated by the user equipment
  • m the modulation order
  • k the i thth The position number of the input bit in the RU
  • j the position number of the output bit in the i-th RU RU.
  • the method further includes: outputting the bit stream of the bit shunting unit into the total bit shunting unit in units of r bits; the total bit shunting unit interleaving the r bits in a certain order And respectively allocated to the plurality of sub-resource block interleaving units, where r is a positive integer.
  • the method further includes: the multiple sub-resource block interleaving units input the output bits into the total resource block interleaving unit; the total resource block interleaving unit is in the sub-resource block interleaving unit corresponding to each bit group At least two sub-resource block interleaving units perform discrete interleaving.
  • the total resource block interleaving unit performs discrete interleaving on at least two sub-resource block interleaving units in the sub-resource block interleaving unit corresponding to each bit group, including: according to a preset list, The total resource block interleaving unit performs discrete interleaving on at least two sub-resource block interleaving units in the sub-resource block interleaving unit corresponding to each bit group; or the total resource block interleaving unit sub-resource block corresponding to each bit group At least two sub-resource block interleaving units in the interleaving unit perform interleaving according to the row and column rules.
  • the size of the sequence numbers of the above processes does not mean the order of execution, and the order of execution of each process should be determined by its function and internal logic, and should not be taken to the embodiments of the present invention.
  • the implementation process constitutes any limitation.
  • the method of the interleaving process in the embodiment of the present invention is applied to the OFDMA-based WLAN system, and the plurality of bits in the encoded data stream corresponding to the user equipment are used by the grouping unit according to the size and number of the RUs allocated by the current user equipment.
  • the bit shunting unit assigns bits included in each of the plurality of input bit groups to all of the sub-resource block interleaving units corresponding to each of the bit groups in a certain order;
  • Each of the resource block interleaving units is configured to discretely interleave a plurality of bits input to each of the sub-resource block interleaving units, where the interleaving scheme is applicable when a single user equipment is allocated multiple RUs, and the performance is excellent and the implementation is simple. Thereby improving the performance of the system without increasing system complexity.
  • the flowchart of the second implementation manner of the interleaving processing method in the WLAN system provided by the present invention includes the following steps:
  • S201 Perform error control coding (or channel coding) on the bit data stream to obtain a channel coded data bit stream, where the step of performing the step may be an FEC encoder;
  • the packet unit divides, according to the resource block RU to which the user equipment is currently allocated, the plurality of bits in the encoded data stream corresponding to the user equipment into multiple sets of input bits, and each group of the input bits of the plurality of input bits The number is determined by the size and number of the RU.
  • the same input bit group corresponds to at least one RU, and the at least one RU corresponds to the same number of sub-resource block interleave units, and the RUs corresponding to the same input bit group have the same size.
  • S202 may further allocate the S201 processed single bit stream to the iss spatial data stream by using a bit splitter, and then group by the grouping unit, and in S202, execute the iss spatial data streams in a certain order. Assigned to each bit group separately. Assuming that the data sender has an iss spatial data stream, the splitter or processor allocates the channel-coded single-bit stream to the iss spatial data stream;
  • the bit splitting unit allocates the bits of each bit group to each of the bits in a certain order. All sub-resource block interleave units corresponding to each bit group.
  • Each of the plurality of sub-resource block interleaving units performs discrete interleaving on a plurality of bits input to each of the sub-resource block interleaving units.
  • S205 Perform discrete interleaving on at least two sub-resource block interleaving units in the sub-resource block interleaving unit corresponding to each bit group.
  • S206 Mapping the interleaved bit stream to a constellation point in the modulation constellation to obtain a constellation symbol data stream
  • the cyclic shift delay unit performs a cyclic shift delay operation on each spatial data stream.
  • S204 and S205 may be performed in an interleaver, where the interleaver includes a plurality of sub-resource block interleaving units and a total resource block interleaving unit.
  • S207 can be executed in a constellation mapper, and S208 can be executed in a cyclic shift delay.
  • the execution of the above steps in the embodiments of the present invention is not limited to the above-mentioned independent components, and the processor may perform S101 to S108.
  • the grouping unit may divide the plurality of bits in the encoded data stream corresponding to the user equipment into the first bit group and the second according to the size and quantity of the resource block RU to which the user equipment is currently allocated.
  • a bit group where the first bit group includes M 1 sub-resource block interleaving units, where the second bit group includes M 2 sub-resource block interleaving units, and each sub-resource block interleaving unit corresponding to the first bit group currently needs to be processed.
  • the grouping unit divides the multiple bits in the encoded data stream corresponding to the user equipment into the first bit group and the first according to the size and quantity of the resource block RU to which the user equipment is currently allocated.
  • a bin in particular, the packet unit may allocate consecutive N 1 bits to the first bit group and allocate consecutive N 2 bits to the second bit group in each allocation cycle of an allocation cycle
  • N 1 [RU 1 /RU 2 ] ⁇ M 1
  • N 2 M 2
  • RU 1 represents the size of the RU that each sub-resource block interleaving unit corresponding to the first bit group needs to process
  • RU 2 represents The second bit group corresponds to the size of the RU that each sub-resource block interleaving unit currently needs to process
  • [] represents a rounding operation.
  • each small RU contains 24 data subcarriers and 2 pilot subcarriers.
  • Each large RU contains 234 data subcarriers and 8 pilot subcarriers.
  • the user equipment is allocated 9 sub-resource block interleaving units, and the grouping unit will firstly be based on the size of the RUs.
  • the plurality of bits in the encoded data stream corresponding to the user equipment are grouped into a first bit group and a second bit group, and the first bit group corresponds to one large RU, that is, corresponding to one sub-resource interleaving unit,
  • the two-bit group corresponds to eight small RUs, that is, corresponding to eight sub-resource block interleaving units.
  • the grouping unit divides the multiple bits in the encoded data stream corresponding to the user equipment into the first bit group and the first according to the size and quantity of the resource block RU to which the user equipment is currently allocated.
  • the size of the system FFT in the 40M bandwidth is 256 points, and at this time, the 40M bandwidth is divided into 8 small RUs and 1 large RU, wherein Each small RU contains 24 data subcarriers and 2 pilot subcarriers, and each large RU contains 234 data subcarriers and 8 pilot subcarriers.
  • the user equipment is allocated 9 sub-resource block interleaving units, and the grouping unit will firstly be based on the size of the RUs.
  • the plurality of bits in the encoded data stream corresponding to the user equipment are grouped into a first bit group and a second bit group, and the first bit group corresponds to one large RU, that is, corresponding to one sub-resource interleaving unit,
  • the two-bit group corresponds to eight small RUs, that is, corresponding to eight sub-resource block interleaving units.
  • the grouping unit may alternately move to the first bit group and the second bit group through a combination of a conventional bit interleaver and a selection switch.
  • a kind of allocation bit may be used to determine the size of the RU corresponding to the first bit group.
  • the selection switch of the two bit groups adopts centralized control, and restarts after the selection switches of both bit groups are turned off, and continues to receive the bits transmitted by the conventional bit interleaving.
  • the grouping unit divides the multiple bits in the encoded data stream corresponding to the user equipment into the first bit group and the first according to the size and quantity of the resource block RU to which the user equipment is currently allocated.
  • the packet unit may further generate a random driving code, where the random driving code includes a plurality of indicator bits, and the plurality of indicator bits are in one-to-one correspondence with a plurality of bits in the encoded data stream corresponding to the user equipment,
  • the sub-resource block interleaving unit currently needs to process the size of the RU, and RU 2 indicates
  • the random driving code may include a first indicator bit and a second indicator bit, where the first indicator bit is used to allocate a bit corresponding to the first indicator bit to the first bit group, the second indication The bit is used to allocate the bit corresponding to the first indicator bit to the second bit group.
  • the size of the system FFT in the 40M bandwidth is 256 points, and at this time, the 40M bandwidth is divided into 8 small RUs and 1 large RU, wherein Each small RU contains 24 data subcarriers and 2 pilot subcarriers Waves, each large RU contains 234 data subcarriers and 8 pilot subcarriers.
  • the user equipment is allocated 9 sub-resource block interleaving units, and the grouping unit will firstly be based on the size of the RUs.
  • the plurality of bits in the encoded data stream corresponding to the user equipment are grouped into a first bit group and a second bit group, and the first bit group corresponds to one large RU, that is, corresponding to one sub-resource interleaving unit,
  • the two-bit group corresponds to eight small RUs, that is, corresponding to eight sub-resource block interleaving units.
  • the grouping unit may generate a random driving code by using a random bit interleaver, where the random driving code includes a plurality of indicator bits, and the plurality of indicator bits are a plurality of bits in the encoded data stream corresponding to the user equipment.
  • the random driving code may include a first indicator bit “0”, a second indicator bit “1”, and the random driver code may be “01101110011101000101...”, wherein the first indicator bit “0” is used to indicate the indication.
  • the bit corresponding to the bit is allocated to the first bit group; the second indicator bit "1" is used to indicate that the bit corresponding to the indicator bit is allocated to the second bit group.
  • the ratio of the number of bits allocated to the first bit group to the number of bits allocated to the second bit group is N 1 /N 2 , where N is greater than the second bit group.
  • the random driving code may include a first indicator bit and a second indicator bit, where the first indicator bit is “00”, and is used to indicate that the bit corresponding to the indicator bit is allocated to the first bit group;
  • the second indication bit is "11" for indicating that the bit corresponding to the indication bit is allocated to the second bit group, and the present invention is not limited thereto.
  • the bits of the xth bit group may be interleaved in the following manner:
  • Each bit of the xth bit group is interleaved to a plurality of RUs corresponding to the user equipment in the xth bit group.
  • m log 2 M be the system modulation order, and M be the constellation size, then the bit shunting unit can be allocated to RU1 to RUn bit by bit.
  • s max ⁇ 1,m/2 ⁇ , s denote the number of bits allocated continuously for each resource block interleaving unit, the bit shunt unit input is y j , and the i th RUs corresponding to the xth bit group are allocated
  • the corresponding relationship of the bit number to j is as follows:
  • the xth bit group corresponds to 4 sub resource block interleaving units, and also corresponds to 4 RUs, or it is assumed that 4 simultaneous RUs of the same size are allocated to a single user equipment, and the number of data subcarriers in each RU
  • the modulation mode of the system is 64QAM, and there are 72 bits in the data stream of one OFDMA symbol bit.
  • the order of the bit data streams is (0, 1, ..., 71), and is decomposed into 4 RUs as shown in Table 1 above, and details are not described herein again.
  • the S203 may assign a set of interlaces to the RU1 to the RUn, and the corresponding relationship of the bit number assigned to the i-th RU of the xth bit group is as follows:
  • k represents the input bit number of each resource block interleaving unit
  • k is a non-negative integer
  • s represents the number of bits allocated consecutively for each resource block interleaving unit
  • n is the sub-resource block interleaving unit corresponding to the xth bit group The number.
  • the order of the bit data stream is (0, 1, ..., 71), and at least two bits can be decomposed into four RUs as shown in Table 2 above, and details are not described herein again.
  • S203 is not limited to the allocation of s bit sequences in the data stream to RU1 to RUn.
  • q RUs may be selected for alternate allocation.
  • the i th RUs corresponding to the xth bit group are allocated.
  • the bit number to be obtained is j, and the corresponding relationship is:
  • the n RU interleaving units include an RU1 interleaving unit, an RU2 interleaving unit, an RU3 interleaving unit, and a RUn interleaving unit.
  • the interleaving manner of each RU interleaving unit may adopt the following implementation manner:
  • each sub-resource block interleaving unit inputs the input bits in the order of the rows.
  • the input and output are performed in a column manner, and each of the sub-resource block interleaving units after the discrete interleaving is serially output in a certain order or each sub-resource block interleaving unit after the discrete interleaving is output in parallel.
  • Each of the n RU interleaving units corresponding to the xth bit group adopts a row and column interleaver, that is, a travel list, and the parameter is (N ROW , N COL ).
  • the bits before and after the interleaving be x k and w i respectively , where k is the bit position number before interleaving, the number before the x k interleaving is the bit corresponding to the k bit position, i is the bit position number after the interleaving, and the number after w i interleaving is For the bit corresponding to the position of the i bit, the specific interleaving formula is:
  • N COL and N ROW are the interleaving parameters processed by the known first interleaving processing unit.
  • bit sequence in the first RU after the interleaving is as shown in Table 4 above, and details are not described herein again.
  • the order of bits in RU1 is: (0,4,8,12,16,20,24,28,1,5,9,13,17,21,25,29,2,6, ...,27,31).
  • each sub-resource block interleaving unit cyclically shifts its inner bit according to the order of each sub-resource block interleaving unit, and the cyclically shifted bits are serially output in a certain order in each sub-resource block interleaving unit. Or parallel output after discrete interleaving.
  • interleaving method of the specific implementation refer to FIG. 9 above:
  • Each of the bit interleaving units alternately maps adjacent coded bits to low significant bits and high significant bits in the constellation.
  • the bits before and after the interleaving be w i and y j respectively , where i is the bit position number before the interleaving, the number before the w i interleaving is the bit corresponding to the i bit position, j is the bit position number after the interleaving, and the number after the interleaving is y j
  • the bit corresponding to the j-bit position, N CBPSS is the number of bits after encoding the data stream, and the specific interleaving formula is:
  • N CBPSS is the number of coded bits per spatial data stream.
  • Embodiment 1 and Embodiment 2 can perform independent interleaving, that is, only interleaving once, or can be interleaved in combination, that is, interleaving according to Embodiment 1 and performing Interleaving 2, that is, interleaving twice.
  • each sub-resource block interleaving unit per sub-resource block interleaving unit alternately maps the bits output according to the column to the low-significant bits and the high-significant bits in the constellation diagram, and the cyclically shifted bits are in each sub-resource block interleaving unit.
  • Each of the sub-resource block interleaving units serially output or discretely interleaved in a certain order is output in parallel.
  • each of the sub-resource block interleaving units may also adopt an RU I/Q interleaving manner, in particular, each of the RUs respectively performs a rotation operation on the I/Q path bits corresponding to the constellation points, so as to prevent the coding bits from being continuously mapped to the constellation.
  • the specific interleaving method can refer to Figure 10 above.
  • n 0, 1, ...
  • n the number of RUs currently allocated by the user equipment in the xth bit group
  • m the modulation order
  • k the i-th RU RU
  • j the bit position number output after I/Q interleaving in the i-th RU RU.
  • the xth bit group corresponds to 4 sub resource block interleaving units, and also corresponds to 4 RUs, or it is assumed that 4 same size RUs are allocated to a single user equipment, and the number of data subcarriers in each RU is 3
  • the modulation mode of the system is 64QAM, and there are 72 bits in the data stream of one OFDMA symbol bit. According to the above decomposition method, the sequence of each bit in the first and second RUs is as shown in Table 6 above, and details are not described herein again.
  • the cyclic shift in the RU I/Q interleaving unit can also be performed to the left, at this time:
  • the third embodiment of the present invention can be interleaved independently, and only interleaved once, or can be interleaved in combination with the first embodiment. That is, according to the first embodiment, the third embodiment is interleaved, that is, interleaved twice.
  • the total number of corresponding sub-resource block interleave units in all the bit groups in the embodiment of the present invention is N, that is, the number of RUs allocated by the user equipment.
  • the total RU interleaving unit is located between the N sub-resource block interleaving units and the constellation mapper.
  • Each of the N sub-resource block interleaving units is configured to discretely interleave the input bits and output the data to the total resource block in parallel.
  • S205 performs discrete interleaving on at least two sub-resource block interleaving units in the sub-resource block interleaving units in each bit group.
  • the S205 does not interleave the internal bits of each sub-RU interleaving unit, and performs an overall replacement operation only between the RUs corresponding to each bit group, thereby improving the frequency diversity coding gain of the system when the implementation complexity is low.
  • the size of the total RU interleaving unit is much smaller than that of the conventional bit interleaver, so the interleaving rule can be pre-stored as a list, and the list is queried when performing the interleaving operation.
  • the RU interleaver can also perform interleaving using simple interleaving rules, such as a row and column interleaver.
  • the number of rows and columns interleaver columns can be fixed first, and the number of rows can be gradually increased as the interleaving elements increase.
  • the number of rows and columns of interleaver rows can also be fixed first, and the number of columns can be gradually increased as the interleaving elements increase.
  • the interleaving rules are as shown in the following Table 7 when the elements to be interleaved are even and odd, and details are not described herein again.
  • n is an even number
  • p is an even number.
  • the table in the left table indicates that each row and column of the row and column interleaver can be filled when the number of elements to be interleaved is n, and the last element of the last row of the row and column interleaver is filled when the element to be interleaved is p. Empty, this element can be ignored during write and read operations.
  • the xth bit group corresponds to 4 sub resource block interleaving units, and also corresponds to 4 RUs, or it is assumed that 4 RUs of the same size are simultaneously allocated to a single user equipment, and the number of data subcarriers in each RU is Three, the modulation mode of the system is 64QAM, then there are 72 bits in the data stream of one OFDMA symbol bit.
  • the sequence of each bit in the four RUs is as shown in Table 8 above, and details are not described herein again.
  • S204 and S205 can use independent interleavers, and can be processed by an interleaver.
  • the OFDMAA-based WLAN system in the embodiment of the present invention adopts the above system architecture, not only solves the problem that the bit interleaver cannot be reused, but also the interleaver length based on the design is more flexible.
  • the above The designed interleaving scheme requires excellent performance and is simple to implement.
  • FIG. 14 is a schematic flowchart diagram of a third implementation manner of an interleaving method for a WLAN device according to the present invention. As shown in FIG. 14, the method includes:
  • S301 Perform error control coding (or channel coding) on the bit data stream to obtain a channel-coded data bit stream, where the step of performing may be an FEC encoder;
  • the packet unit divides, according to the resource block RU to which the user equipment is currently allocated, the plurality of bits in the encoded data stream corresponding to the user equipment into multiple sets of input bits, and each group of the input bits of the plurality of input bits The number is determined by the size and number of the RU.
  • the same input bit group corresponds to at least one RU, and the at least one RU corresponds to the same number of sub-resource block interleave units, and the RUs corresponding to the same input bit group have the same size.
  • the bit splitting unit inputs the bits of each bit group into the total bit shunting unit in units of r bits.
  • Each of the plurality of sub-resource block interleaving units performs discrete interleaving on a plurality of bits input to each of the sub-resource block interleaving units.
  • S306 Mapping the interleaved bit stream to a constellation point in the modulation constellation to obtain a constellation symbol data stream
  • the cyclic shift delay unit performs a cyclic shift delay operation on each spatial data stream.
  • the method is different from the second embodiment of the interleaving method of the WLAN device in the embodiment of the present invention in FIG. 13 is:
  • the output bit stream of the shunt is sequentially input into the total bit shunting unit in units of r bits, and S304 interleaves the r bits into a plurality of resource block interleaving units, and the processing flow of the plurality of resource block interleaving units in S305
  • S304 can be performed by a total bit splitting unit or by a processor.
  • the bit shunt unit will output the shunt at this time.
  • the bit stream is input to the total bit stream unit in units of every 8 bits. For example, if the output bits of the bit shunting unit are (0, 1, 2, 3, 4, 5, 6, 7), the total bit shunting unit is interleaved as shown in Table 9 above, and the output bit order is from top to bottom. It is (0, 2, 4, 6, 1, 3, 5, 7).
  • the 8 bits are written to the respective resource blocks, and then the 8 bits are read in to repeat the above process until each resource block is filled.
  • the OFDMAA-based WLAN system in the above embodiment adopts the above system architecture, not only solves the problem that the bit interleaver cannot be reused, but also the interleaver length based on the design is more flexible.
  • the above design The interleaving scheme requires excellent performance and is simple to implement.
  • the WLAN device in the foregoing embodiment may be a base station or a user terminal or a processor or a chip that performs the foregoing method.
  • the method in the foregoing embodiment is not limited to being executed by a physical device, and may be executed by software.
  • the size of the sequence numbers of the above processes does not mean the order of execution, and the order of execution of each process should be determined by its function and internal logic, and should not be taken to the embodiments of the present invention.
  • the implementation process constitutes any limitation.
  • the method of the interleaving process in the embodiment of the present invention is applied to the OFDMA-based WLAN system, and the plurality of bits in the encoded data stream corresponding to the user equipment are used by the grouping unit according to the size and number of the RUs allocated by the current user equipment.
  • the bit shunting unit assigns bits included in each of the plurality of input bit groups to the order in a certain order
  • Each sub-resource block interleave unit corresponding to each bit group; each sub-resource block interleave unit of the plurality of sub-resource block interleave units discretely interleaves a plurality of bits input to each of the sub-resource block interleave units, the interleaving scheme is applicable When a single user equipment is allocated multiple RUs, and the performance is excellent, the implementation is simple, thereby improving the performance of the system without increasing the complexity of the system.
  • the embodiment of the invention provides a schematic diagram of another WLAN device, as shown in FIG.
  • the WLAN device includes an access point (AP) and a terminal, wherein the access point includes a transmitter and a processor 1.
  • the terminal includes a receiver and a processor 2.
  • the processor 1 can handle the functions of all the specific embodiments in FIG. 4 to FIG. 10.
  • the processor 2 performs corresponding processing according to the processing of the processing one. This is described in detail in the foregoing embodiment, and details are not described herein again.
  • the advantages of the design of the present invention are compared by simulation in the following. Taking the FFT size of 256 points in the 20M bandwidth of the OFMDA system as an example, the 20M bandwidth is divided into 8 RUs, each of which contains 24 data subcarriers and 2 pilot subcarriers, and the 8 RUs are simultaneously Assigned to the same user device.
  • BP + IntPerRU represents a prior art one interleaving scheme
  • PIS1 and PIS2 are respectively the second embodiment and the third embodiment of the present invention.
  • the required module parameters of the interleaving scheme of the present invention are very simple, so The low hardware implementation complexity, as shown in Figure 16, compares the performance of the four interleaving schemes when encoding and modulating to MCS0 under the Channel D NLOS channel.
  • the disclosed systems, devices, and The method can be implemented in other ways.
  • the device embodiments described above are merely illustrative.
  • the division of the unit is only a logical function division.
  • there may be another division manner for example, multiple units or components may be combined or Can be integrated into another system, or some features can be ignored or not executed.
  • the mutual coupling or direct coupling or communication connection shown or discussed may be an indirect coupling or communication connection through some interface, device or unit, or an electrical, mechanical or other form of connection.
  • the units described as separate components may or may not be physically separated, and the components displayed as units may or may not be physical units, that is, may be located in one place, or may be distributed to multiple network units. Some or all of the units may be selected according to actual needs to achieve the objectives of the embodiments of the present invention.
  • each functional unit in each embodiment of the present invention may be integrated into one processing unit, or each unit may exist physically separately, or two or more units may be integrated into one unit.
  • the above integrated unit can be implemented in the form of hardware or in the form of a software functional unit.
  • the integrated unit if implemented in the form of a software functional unit and sold or used as a standalone product, may be stored in a computer readable storage medium.
  • the technical solution of the present invention contributes in essence or to the prior art, or all or part of the technical solution may be embodied in the form of a software product stored in a storage medium.
  • a number of instructions are included to cause a computer device (which may be a personal computer, server, or network device, etc.) to perform all or part of the steps of the methods described in various embodiments of the present invention.
  • the foregoing storage medium includes: a U disk, a mobile hard disk, a read-only memory (ROM), a random access memory (RAM), a magnetic disk, or an optical disk, and the like. .

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

La présente invention concerne, selon des modes de réalisation, un procédé et un dispositif de traitement d'entrelacement. Le dispositif comprend : une unité de groupement, une unité de branchement de bits et de multiples unités d'entrelacement de sous-unités de ressource, l'unité de groupement étant configurée pour diviser de multiples bits d'un flux de données codé correspondant à un équipement utilisateur en de multiples ensembles de bits d'entrée en fonction d'une unité de ressource (RU) actuellement attribuée à l'équipement utilisateur, le numéro de chaque ensemble des multiples ensembles de bits d'entrée étant déterminé par la taille et le numéro de la RU; l'unité de branchement de bits étant configurée pour attribuer chaque ensemble des multiples ensembles de bits d'entrée à au moins une unité d'entrelacement de sous-unités de ressource correspondant à chaque ensemble de bits d'entrée selon un certain ordre; chacune des multiples unités d'entrelacement de sous-unités de ressource étant configurée pour effectuer un entrelacement discret sur de multiples bits introduits dans chaque unité d'entrelacement de sous-unités de ressource. Le dispositif et le procédé susmentionnés permettent d'améliorer les performances du système.
PCT/CN2015/073949 2015-03-10 2015-03-10 Procédé et dispositif de traitement d'entrelacement Ceased WO2016141551A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/CN2015/073949 WO2016141551A1 (fr) 2015-03-10 2015-03-10 Procédé et dispositif de traitement d'entrelacement

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2015/073949 WO2016141551A1 (fr) 2015-03-10 2015-03-10 Procédé et dispositif de traitement d'entrelacement

Publications (1)

Publication Number Publication Date
WO2016141551A1 true WO2016141551A1 (fr) 2016-09-15

Family

ID=56878726

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/073949 Ceased WO2016141551A1 (fr) 2015-03-10 2015-03-10 Procédé et dispositif de traitement d'entrelacement

Country Status (1)

Country Link
WO (1) WO2016141551A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110011757A (zh) * 2018-01-05 2019-07-12 维沃移动通信有限公司 基本交织单元的处理方法及通信设备
TWI696370B (zh) * 2017-08-07 2020-06-11 聯發科技股份有限公司 交織編碼位元之方法及無線設備
US20200305164A1 (en) * 2019-03-22 2020-09-24 Qualcomm Incorporated Data parsing to support resource unit aggregation

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1998176A (zh) * 2004-07-01 2007-07-11 高通股份有限公司 高级mimo交织
WO2008015543A2 (fr) * 2006-08-01 2008-02-07 Nokia Corporation Structure de canal de commande partagée pour une allocation de ressource mimo à utilisateur multiple
CN101155406A (zh) * 2006-09-29 2008-04-02 华为技术有限公司 一种资源分配的指示方法及装置
CN101282122A (zh) * 2007-04-03 2008-10-08 中兴通讯股份有限公司 编码块分割方法
US20100086072A1 (en) * 2008-10-07 2010-04-08 Motorola, Inc. Communication system and method of operation therefor

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1998176A (zh) * 2004-07-01 2007-07-11 高通股份有限公司 高级mimo交织
WO2008015543A2 (fr) * 2006-08-01 2008-02-07 Nokia Corporation Structure de canal de commande partagée pour une allocation de ressource mimo à utilisateur multiple
CN101155406A (zh) * 2006-09-29 2008-04-02 华为技术有限公司 一种资源分配的指示方法及装置
CN101282122A (zh) * 2007-04-03 2008-10-08 中兴通讯股份有限公司 编码块分割方法
US20100086072A1 (en) * 2008-10-07 2010-04-08 Motorola, Inc. Communication system and method of operation therefor

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI696370B (zh) * 2017-08-07 2020-06-11 聯發科技股份有限公司 交織編碼位元之方法及無線設備
CN110011757A (zh) * 2018-01-05 2019-07-12 维沃移动通信有限公司 基本交织单元的处理方法及通信设备
US20200305164A1 (en) * 2019-03-22 2020-09-24 Qualcomm Incorporated Data parsing to support resource unit aggregation
US11728942B2 (en) * 2019-03-22 2023-08-15 Qualcomm Incorporated Data parsing to support resource unit aggregation
US12192129B2 (en) 2019-03-22 2025-01-07 Qualcomm Incorporated Data parsing to support resource unit aggregation

Similar Documents

Publication Publication Date Title
CN106922212B (zh) 基于ofmda的wlan系统中的交织处理方法和设备
KR100578675B1 (ko) 직교 주파수 분할 멀티플렉싱에 의한 디지털 신호 전송 장치 및 시스템
US8799735B2 (en) Channel interleaver having a constellation-based unit-wise permuation module
KR101103472B1 (ko) 무선 통신 시스템들에 대한 멀티레벨 쉐이핑을 위한 시스템, 방법 및 컴퓨터-판독가능 매체
CN106059974B (zh) 发送方法、发射机、接收方法和接收机
CN110199490B (zh) 一种概率成形操作的方法和装置
JP2008295057A5 (fr)
JP2017512410A (ja) 放送信号送信装置、放送信号受信装置、放送信号送信方法及び放送信号受信方法
WO2009092247A1 (fr) Procédé d'imbrication à base de code ldpc, procédé de désimbrication, imbricateur et désimbricateur correspondants
US20050283705A1 (en) Bit interleaver for a MIMO system
CN101730138B (zh) 无线通讯方法与系统
CN106716885A (zh) 用于发送和接收广播信号的装置和方法
WO2017011946A1 (fr) Dispositif, appareil et procédé de transmission de données basés sur la protection inégale contre les erreurs
CN103843275B (zh) 比特流的处理设备、处理方法和通信系统
WO2016141551A1 (fr) Procédé et dispositif de traitement d'entrelacement
TW200915768A (en) System and method for frequency diversity
KR20100096509A (ko) 통신시스템에서 인터리빙을 위한 장치 및 방법
KR20100105222A (ko) 통신시스템에서 인터리빙을 위한 장치 및 방법

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15884234

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15884234

Country of ref document: EP

Kind code of ref document: A1