[go: up one dir, main page]

WO2013042622A1 - Dispositif d'affichage et procédé de commande pour ce dispositif - Google Patents

Dispositif d'affichage et procédé de commande pour ce dispositif Download PDF

Info

Publication number
WO2013042622A1
WO2013042622A1 PCT/JP2012/073594 JP2012073594W WO2013042622A1 WO 2013042622 A1 WO2013042622 A1 WO 2013042622A1 JP 2012073594 W JP2012073594 W JP 2012073594W WO 2013042622 A1 WO2013042622 A1 WO 2013042622A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal lines
signal
voltage
data signal
display device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2012/073594
Other languages
English (en)
Japanese (ja)
Inventor
誠二 金子
山本　薫
小川　康行
耕平 田中
誠一 内田
泰 高丸
森　重恭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Publication of WO2013042622A1 publication Critical patent/WO2013042622A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3614—Control of polarity reversal in general
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202—Addressing of scan or signal lines
    • G09G2310/0205—Simultaneous scanning of several lines in flat panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0245—Clearing or presetting the whole screen independently of waveforms, e.g. on power-on
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0248—Precharge or discharge of column electrodes before or after applying exact column voltages
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery

Definitions

  • the present invention relates to a display device and a driving method thereof, and more particularly to a display device having a high-definition display unit or a display unit (display panel) driven at high speed and a driving method thereof.
  • liquid crystal display devices have come to use high-definition display units and display units driven at high speed.
  • the load on the source signal line increases due to high definition even though the video signal must be written to the pixel formation portion formed in the display portion at high speed. It is difficult to write in.
  • Japanese Unexamined Patent Application Publication No. 2010-26528 describes a display device that can suppress a shortage of gradation voltage. Specifically, after the gate driver selects pixels for four rows at a time, the other four rows of pixels are sequentially selected for each row by double gate driving. At this time, the source driver collectively supplies gradation voltages corresponding to black data to the pixels for four rows, and then sequentially supplies gradation voltages corresponding to image data to the pixels for the other four rows. Thereby, since the shortage of gradation voltage is suppressed, the display device can display a high-quality image.
  • the pixel formation portion is precharged by using a signal that depends on the gradation voltage corresponding to the image data several lines before by double gate driving. Done. If black data is written in this precharge, the precharge becomes insufficient, and the display device cannot write the gradation voltage corresponding to the image data to the pixel formation portion at high speed.
  • an object of the present invention is to provide a display device capable of writing a video signal in a pixel formation portion at a high speed and a driving method thereof.
  • a first aspect of the present invention is an active matrix display device,
  • the plurality of data signal lines, the plurality of scanning signal lines intersecting with the plurality of data signal lines, and the intersections of the plurality of data signal lines and the plurality of scanning signal lines are arranged in a matrix.
  • a display unit having a plurality of pixel formation units;
  • a data signal line driving circuit for driving the plurality of data signal lines;
  • a scanning signal line driving circuit for driving the plurality of scanning signal lines,
  • the data signal line driving circuit generates a plurality of video signals representing a video to be displayed as a signal whose voltage polarity is inverted for each data signal line and every predetermined number of frame periods, to the plurality of data signal lines.
  • Each of the plurality of data signal lines is applied with a precharge signal having a voltage corresponding to an intermediate gray level of a video signal in order to precharge the plurality of pixel formation portions in the blanking period of the frame period.
  • the scanning signal line driving circuit applies a collective driving signal for simultaneously selecting the plurality of scanning signal lines to the plurality of scanning signal lines during the blanking period, and the plurality of video signals are the plurality of video signals.
  • a scanning signal for sequentially selecting the plurality of scanning signal lines is applied to each of the plurality of scanning signal lines.
  • the voltage of the precharge signal is different between a data signal line to which a positive video signal is applied and a data signal line to which a negative video signal is applied.
  • the backlight unit is lit in a period from when each of the plurality of video signals is written to all of the plurality of pixel formation portions to when the next frame period starts.
  • the scanning signal line drive circuit and the data signal line drive circuit stop operating in a period from when the plurality of video signals are written to all of the plurality of pixel formation portions until the next frame period starts. It is characterized by.
  • each pixel forming portion arranged in parallel with the plurality of data signal lines is connected to a data signal line adjacent in the same direction.
  • each pixel forming portion arranged in parallel with the plurality of data signal lines alternately has a predetermined number of data signal lines adjacent in the same direction and data signal lines adjacent in the opposite direction. It is connected.
  • the scanning signal line driving circuit has a configuration in which a plurality of unit circuits each composed of a transistor of the same conductivity type are connected in multiple stages, and includes a shift register that operates based on a two-phase clock composed of a first clock and a second clock.
  • the unit circuit is An output terminal for outputting the scanning signal and the collective driving signal to the scanning signal line; An output signal generation circuit that generates an on-voltage and an off-voltage and outputs the output voltage as the scanning signal to the output terminal; A collective drive circuit that outputs an on-voltage to the output terminal as the collective drive signal; When an ON voltage is simultaneously applied to the collective drive circuit of the plurality of unit circuits during the blanking period of the frame period, the collective drive circuit simultaneously outputs the collective drive signal to the plurality of scanning signal lines. It is characterized by.
  • the collective drive circuit has one transistor, The transistor has one conduction terminal connected to the output terminal, and outputs the pulse signal applied to the other conduction terminal to the output terminal as the collective drive signal when the ON voltage is applied to the control terminal. It is characterized by that.
  • the collective drive circuit has one transistor, The transistor has one conduction terminal connected to the output terminal and outputs the power supply voltage connected to the other conduction terminal to the output terminal as a collective drive signal when the ON voltage is applied to the control terminal. It is characterized by.
  • a plurality of data signal lines, a plurality of scanning signal lines intersecting with the plurality of data signal lines, and intersections of the plurality of data signal lines and the plurality of scanning signal lines are respectively provided.
  • a drive method for an active matrix display device comprising a plurality of pixel forming portions arranged correspondingly in a matrix, In a blanking period of a frame period, a precharge signal having a voltage corresponding to an intermediate gray level of a video signal is applied to the plurality of data signal lines in order to precharge the plurality of pixel formation units, and the plurality of data signal lines Simultaneously writing the precharge signal to the plurality of pixel forming portions by applying a collective driving signal for simultaneously selecting the scanning signal lines to the plurality of scanning signal lines;
  • a plurality of video signals representing video to be displayed are generated for each data signal line as a signal whose voltage polarity is inverted every predetermined number of frame periods, applied to each of the plurality of data signal lines, and Applying scanning signals for sequentially selecting scanning signal lines to the plurality of scanning signal lines, respectively, and writing the plurality of video signals to the plurality of pixel forming portions, respectively.
  • a plurality of scanning signal lines are simultaneously applied to the plurality of scanning signal lines to simultaneously select the plurality of scanning signal lines, thereby selecting the plurality of scanning signal lines.
  • a precharge signal having a voltage corresponding to an intermediate gray level of the video signal is applied to the plurality of data signal lines.
  • a precharge signal having a voltage close to the voltage of the video signal to be written next is written in all the pixel formation portions.
  • scanning signals for sequentially selecting a plurality of scanning signal lines are applied to the plurality of scanning signal lines, the plurality of scanning signal lines are sequentially selected, and a plurality of video signals representing the video to be displayed are displayed for each data signal line.
  • a signal whose polarity is inverted every predetermined number of frame periods is generated and applied to a plurality of data signal lines.
  • each scanning signal line is selected in order, and a video signal is written for each pixel formation portion connected to the same scanning signal line.
  • a voltage close to the voltage of the video signal to be written next is charged in advance in each pixel formation portion, so that the video signal can be written in the pixel formation portion at a high speed.
  • a positive video signal is then applied to a data signal line to which a precharge signal having a positive polarity voltage is applied among two different voltages.
  • a negative video signal is then applied to the data signal line to which a precharge signal having a negative voltage is applied.
  • the backlight is irradiated from the back surface of the display portion.
  • the scanning signal line drive circuit and the data signal line drive circuit stop operating in a period from when the video signal is written to all of the plurality of pixel formation portions until the next frame period starts. To do. As a result, variations in the effective voltage in the screen during one frame period can be reduced, so that the display quality of the video can be maintained above a certain level.
  • each pixel forming portion arranged in parallel with the data signal line among the plurality of pixel forming portions is connected to the data signal line adjacent in the same direction. Wiring is not complicated. Thereby, the aperture ratio of a pixel formation part can be improved.
  • each pixel forming portion arranged in parallel with the data signal line among the plurality of pixel forming portions has a predetermined number of data signal lines adjacent in the same direction and a data signal line adjacent in the opposite direction. Each number is connected alternately.
  • the display device is driven by the pseudo dot inversion driving method. As a result, the occurrence of flicker and crosstalk is suppressed, so that the display quality of the display device can be improved.
  • the shift register included in the scanning signal line driving circuit includes a plurality of unit circuits connected in cascade.
  • the collective drive circuit When an ON voltage is applied to the collective drive circuit of each unit circuit during the blanking period of each frame period, the collective drive circuit outputs a collective drive signal to each of the plurality of scanning signal lines simultaneously.
  • the precharge signal can be simultaneously written in all the pixel formation portions.
  • the pulse signal applied to the other conduction terminal is output to the output terminal as the collective drive signal.
  • a collective drive circuit having such a simple configuration can simultaneously output collective drive signals to the scanning signal lines.
  • the power supply voltage applied to the other conduction terminal is output to the output terminal as the collective drive signal.
  • the collective driving circuit applies the power supply voltage to the drain terminal of the transistor, so that it is not necessary to generate a pulse signal to be applied to the drain terminal. For this reason, the display device can be easily designed, and the cost can be reduced. Further, since the power supply voltage applied to the drain terminal is not a pulse signal, the voltage of each scanning signal line can be stabilized in a short time.
  • FIG. 1 is a block diagram showing an overall configuration of an active matrix liquid crystal display device according to a first embodiment of the present invention.
  • FIG. 6 is a diagram for explaining a column inversion driving method as a driving method of the liquid crystal display device in the first embodiment, and more specifically, (A) explains a column inversion driving method in an odd-numbered frame period. (B) is a diagram for explaining a column inversion driving method in an even-numbered frame period.
  • FIG. 3 is a block diagram showing a configuration of a gate driver of the liquid crystal display device in the first embodiment.
  • FIG. 3 is a block diagram illustrating a configuration of a shift register included in the gate driver of the liquid crystal display device in the first embodiment.
  • FIG. 4 is a circuit diagram of a unit circuit constituting a shift register included in the gate driver of the liquid crystal display device in the first embodiment.
  • FIG. 4 is a timing chart showing an operation of a unit circuit in the first embodiment.
  • 4 is a timing chart illustrating an operation of the liquid crystal display device according to the first embodiment. It is a block diagram which shows the whole structure of the liquid crystal display device which has a backlight unit which concerns on the said 1st Embodiment. It is a block diagram which shows the structure of the shift register contained in the gate driver of the liquid crystal display device which concerns on the modification of 1st Embodiment.
  • FIG. 4 is a circuit diagram of a unit circuit constituting a shift register included in the gate driver of the liquid crystal display device in the first embodiment.
  • FIG. 4 is a timing chart showing an operation of a unit circuit in the first embodiment.
  • 4 is a timing chart illustrating an operation of the liquid crystal display device according to the first embodiment.
  • It is a block diagram which shows the whole
  • FIG. 6 is a circuit diagram of a unit circuit that constitutes a shift register included in a gate driver of a liquid crystal display device according to a modification of the first embodiment.
  • 6 is a timing chart showing an operation of a unit circuit in a modification of the first embodiment.
  • 6 is a timing chart illustrating an operation of a liquid crystal display device according to a modified example of the first embodiment.
  • FIG. 7 is a diagram for explaining a pseudo dot inversion driving method which is a driving method of a liquid crystal display device in a second embodiment of the present invention, and more specifically, (A) is a pseudo dot inversion driving in an odd-numbered frame period.
  • FIG. 10 is a diagram for explaining another pseudo dot inversion driving method which is a driving method of the liquid crystal display device in the second embodiment, and more specifically, (A) shows another pseudo dot in an odd-numbered frame period. It is a figure for demonstrating an inversion drive system, (B) is a figure for demonstrating the other pseudo dot inversion drive systems in the even-numbered frame period.
  • FIG. 1 is a block diagram showing the overall configuration of an active matrix liquid crystal display device according to a first embodiment of the present invention.
  • the liquid crystal display device includes a display unit 10, a display control circuit 20, a source driver (data signal line driving circuit) 30, and a gate driver (scanning signal line driving circuit) 40.
  • the display unit 10 includes a plurality (m) of source signal lines (data signal lines) SL1 to SLm, a plurality (n) of gate signal lines (scanning signal lines) GL1 to GLn, and these source signal lines SL1.
  • a plurality of (n ⁇ m) pixel forming portions provided corresponding to the respective intersections of .about.SLm and the gate signal lines GL1 to GLn are provided.
  • a plurality of pixel forming portions are arranged in a matrix to form a pixel array.
  • Each pixel formation portion includes a thin film transistor (TFT) 11 that is a switching element having a gate terminal connected to a gate signal line passing through a corresponding intersection and a source terminal connected to a source signal line passing through the intersection.
  • TFT thin film transistor
  • a pixel electrode connected to the drain terminal of the TFT 11 and a counter electrode Ec provided in common to the plurality of pixel formation portions are provided, and a liquid crystal is provided between the pixel electrodes of the plurality of pixel formation portions and the counter electrode Ec. Layers are sandwiched. These pixel electrode, counter electrode Ec, and liquid crystal layer form a pixel capacitor Cp.
  • the pixel capacitor Cp further includes an auxiliary capacitor connected in parallel to the liquid crystal capacitor so that the voltage can be reliably held.
  • the auxiliary capacitor is not directly related to the present invention, in the present specification, the pixel capacitor Cp will be described as being composed of only a liquid crystal capacitor.
  • the display control circuit 20 receives an externally supplied digital video signal DAT and a timing signal group TG such as a horizontal synchronizing signal and a vertical synchronizing signal, and receives a digital video signal DV and a source start for controlling video display on the display unit 10.
  • the source driver 30 receives the digital video signal DV, the source start pulse signal SSP, the source clock signal SCK, and the latch strobe signal LS output from the display control circuit 20, and drives the video signals for the source signal lines SL1 to SLm. S (1) to S (m) are respectively applied.
  • the source driver 30 has an odd column source signal line SL (2j + 1) (j is an integer greater than or equal to zero) and an even column source signal line SL (2j) having different polarities for each frame period. Apply the video signal. For example, in a certain frame period, a positive video signal is applied to the odd-numbered source signal line SL (2j + 1), and a negative video signal is applied to the even-numbered source signal line SL (2j).
  • the negative video signal is applied to the odd-numbered source signal line SL (2j + 1), and the positive video signal is applied to the even-numbered source signal line SL (2j).
  • the configuration of the source driver 30 that applies the video signal having the opposite polarity to each source signal line for each frame period is well known, the description thereof is omitted.
  • the gate driver 40 is active every frame period (one vertical scanning period) based on the first gate clock signal GCK1, the second gate clock signal GCK2, and the gate start pulse signal GSP output from the display control circuit 20.
  • the scanning signals GOUT1 to GOUTn are sequentially applied to the corresponding gate signal lines GL1 to GLn. Further, the gate driver 40 simultaneously applies the high-level collective drive signal VBD to the gate signal lines GL1 to GLn based on the precharge voltage signal VGP and the all-on control signal AON at the beginning of each frame period.
  • the video signals S (1) to S (m) are applied to the source signal lines SL1 to SLm, respectively, and the scanning signals GOUT1 to GOUTn are applied to the gate signal lines GL1 to GLn, respectively.
  • An image based on the digital video signal DAT supplied from the outside is displayed on the display unit 10.
  • the collective drive signal VBD is simultaneously applied to the gate signal lines GL1 to GLn, so that all the pixel forming portions are precharged simultaneously.
  • the median value of the positive polarity gradation voltage (hereinafter referred to as “the intermediate voltage on the positive polarity side”) is precharged in the pixel formation portion where the positive polarity video signal is written, and at the same time the negative polarity video signal
  • the pixel formation portion to be written is precharged with a median value of negative gradation voltage (hereinafter referred to as “intermediate voltage on the negative polarity side”).
  • the voltage precharged in the pixel formation portion may be different between the pixel formation portion to which the positive video signal is written and the pixel formation portion to which the negative video signal is written. Further, the precharged voltage may be a voltage corresponding to an intermediate gray level of the video signal regardless of the polarity of the video signal.
  • Polarity inversion driving method of liquid crystal display device When driving a liquid crystal display device, if a direct current voltage (DC voltage) is continuously applied to liquid crystal molecules for a long time, the characteristics of the liquid crystal deteriorate. Therefore, in order to prevent the deterioration of characteristics, the liquid crystal display device uses a polarity inversion driving method in which driving is performed while periodically inverting the polarity of the voltage applied to the liquid crystal layer.
  • Such polarity inversion driving methods include a line inversion driving method, a column inversion driving method, a dot inversion driving method, and the like, but this embodiment is applied to a liquid crystal display device driven by a column inversion method. Therefore, the column inversion driving method will be described.
  • FIG. 2 is a diagram for explaining the column inversion driving method.
  • a positive video signal is applied to the odd-numbered source signal line SL (2j + 1), and the even-numbered source signal line SL is applied.
  • a negative video signal is applied to (2j).
  • a negative video signal is applied to the odd-numbered source signal line SL (2j + 1), and the even-numbered source signal line SL (2j) is applied.
  • a positive video signal is applied.
  • positive and negative video signals are respectively transmitted.
  • the polarity of the video signal applied to each source signal line may be opposite to the polarity shown in FIG.
  • FIG. 3 is a block diagram showing a configuration of the gate driver 40.
  • the gate driver 40 includes a shift register 410 in which n unit circuits SRa (1) to SRa (n) are connected in cascade.
  • the n unit circuits SRa are provided in a one-to-one correspondence with each row of the pixel array of n rows ⁇ m columns formed in the display unit 10.
  • the unit circuits SRa (1) to SRa (n) of the shift register 410 not only output high-level scanning signals to the gate signal lines GL1 to GLn in each row in each frame period, but also in each frame period.
  • the high-level collective drive signal VBD is simultaneously output to all the gate signal lines GL1 to GLn.
  • FIG. 4 is a block diagram showing the configuration of the shift register 410 in the gate driver 40.
  • signals provided to the input terminals of the unit circuits SRa (1) to SRa (n) constituting the shift register 410 will be described.
  • first clock two-phase clocks
  • second clock two-phase clocks
  • An input terminal for receiving, an input terminal for receiving the precharge voltage signal VGP, and an output terminal for outputting the scanning signals GOUT1 to GOUTn or the collective driving signal VBD to the gate signal lines GL1 to GLn are provided. Yes.
  • the first clock CKA and the second clock CKB will be described.
  • the first gate clock signal GCK1 is supplied as the first clock CKA
  • the second gate clock signal GCK2 is supplied as the second clock CKB.
  • the second gate clock signal GCK2 is supplied as the first clock CKA
  • the first gate clock signal GCK1 is supplied as the second clock CKB.
  • the unit circuits SRa (3) to SRa (n) from the third stage to the nth stage also have two stages similar to the above-described unit circuits SRa (1) and SRa (2) of the first stage and the second stage. Repeated one by one.
  • the first gate clock signal GCK1 and the second gate clock signal GCK2 are signals that are 180 degrees out of phase with each other.
  • the set signal SET will be described. Focusing on the unit circuit SRa (k) in the k-th stage (k is a positive integer), the scanning signal GOUT (k ⁇ 1) output from the unit circuit SRa (k ⁇ 1) in the (k ⁇ 1) -th stage Unit circuit SRa (k) is applied as set signal SET. However, the first stage unit circuit SRa (1) is supplied with the gate start pulse signal GSP as the set signal SET.
  • the reset signal RESET will be described. Focusing on the k-th unit circuit SRa (k), the scanning signal GOUT (k + 1) output from the (k + 1) -th unit circuit SRa (k + 1) is given to the unit circuit SRa (k) as the reset signal RESET. . However, an externally input signal is given as a reset signal RESET to the nth unit circuit SRa (n) which is the final stage. Instead of inputting from the outside, a dummy unit circuit SRa (n + 1) is provided at the (n + 1) stage, and the scanning signal GOUT (n + 1) output from the unit circuit SRa (n + 1) is supplied to the unit circuit SRa (n). The reset signal RESET may be used.
  • a scanning signal GOUTk for selecting the k-th gate signal line GLk is output from the output terminal of the k-th unit circuit SRa (k).
  • the scanning signal GOUTk is supplied to the unit circuit SRa (k ⁇ 1) at the (k ⁇ 1) stage as the reset signal RESET and to the unit circuit SRa (k + 1) at the (k + 1) stage as the set signal SET. It is done. Further, the unit circuit SRa (k) outputs the high-level collective drive signal VBD to the gate signal line GLk during the blanking period of each frame period.
  • FIG. 5 is a circuit diagram showing a configuration of the unit circuit SRa included in the shift register 410.
  • the unit circuit SRa includes five thin film transistors (hereinafter referred to as “transistors”) T1 to T5 of the same conductivity type, and one capacitor C.
  • the voltage (signal level) that turns on the transistor when applied to the gate terminal is referred to as on-voltage (on level)
  • the voltage (signal level) that turns off the transistor is referred to as off-voltage (off level).
  • a high level voltage is an on-voltage (high level signal is on level)
  • a low level voltage is an off voltage (low level signal is off level).
  • P-channel transistors In the following description, the transistors included in the unit circuit SRa are all assumed to be N-channel type, but may be all P-channel type.
  • the unit circuit SRa has six input terminals 41 to 46 and one output terminal 61. These input terminals 41 to 46 are an input terminal 41 for receiving a set signal SET, an input terminal 42 for receiving a reset signal RESET, an input terminal 43 for receiving a first clock CKA, and an input terminal for receiving a second clock CKB. 44, an input terminal 45 for receiving the all-on signal, and an input terminal 46 for receiving the precharge voltage signal VGP.
  • connection relationship of each component in this unit circuit SRa will be described.
  • a connection portion where the source terminal of the transistor T1, the drain terminal of the transistor T2, and the gate terminal of the transistor T3 are connected to each other is referred to as a node NC.
  • the drain terminal and the gate terminal are connected to the input terminal 41 (that is, diode connection), and the source terminal is connected to the node NC.
  • the gate terminal is connected to the input terminal 42, the drain terminal is connected to the node NC, and the source terminal is connected to the low-level power supply voltage VSS.
  • the gate terminal is connected to the node NC, the drain terminal is connected to the input terminal 43, and the source terminal is connected to the output terminal 61.
  • the gate terminal is connected to the input terminal 44, the drain terminal is connected to the output terminal 61, and the source terminal is connected to the low-level power supply voltage VSS.
  • the gate terminal is connected to the input terminal 45, the drain terminal is connected to the input terminal 46, and the source terminal is connected to the output terminal 61.
  • One end of the capacitor C is connected to the node NC, and the other end is connected to the output terminal 61.
  • FIG. 6 is a timing chart showing the operation of the unit circuit SRa.
  • the unit circuit SRa outputs an output signal that becomes the scanning signal GOUT as an ordinary shift register to the output terminal 61 and outputs an output signal that becomes the collective drive signal VBD.
  • the periods t0 to t3 correspond to a blanking period
  • the periods t1 to t3 correspond to a part of the display period.
  • the on-level all-on control signal AON is given to the input terminal 45, so that the transistor T5 is turned on.
  • the precharge voltage signal VGP changes from the high level to the low level during the period t02
  • the voltage at the output terminal 61 also changes from the high level to the low level.
  • the transistor T5 is turned off. Further, in the period t03, since the all-on control signal AON given to the input terminal 45 changes from the on level to the off level, the transistor T5 is turned off. Further, in the period t03, the input terminal 41 is supplied with the set signal SET that is turned on. As a result, the transistor T1 is turned on, and the voltage at the node NC increases.
  • the first clock CKA applied to the input terminal 43 changes from low level to high level.
  • the transistor T3 is turned on, and the voltage at the output terminal 61 is increased.
  • the capacitor C is provided between the node NC and the output terminal 61, the voltage at the node NC further increases as the voltage at the output terminal 61 increases (the node NC is bootstrapped).
  • a voltage higher than the ON voltage is applied to the gate terminal of the transistor T3, and the level of the first clock CKA is output to the output terminal 61 without being lowered by the threshold voltage of the transistor T3.
  • the voltage of the output terminal 61 becomes the same voltage as the high level voltage of the first clock CKA, so that the gate signal line connected to the output terminal 61 of the unit circuit SRa is selected. Note that in the period t1, since the second clock CKB is in the off level, the transistor T4 maintains the off state. For this reason, the voltage of the drain terminal of the transistor T4, that is, the output terminal 61 does not become low level.
  • the on-level second clock CKB is supplied to the input terminal 44.
  • the transistor T4 is turned on, and the voltage of the output terminal 61 becomes low level.
  • an on-level reset signal RESET is given to the input terminal 42.
  • the transistor T2 is turned on, and the voltage at the node NC is also low.
  • the transistors T1 to T4 and the capacitor C function as an output signal generation circuit that generates and outputs a scanning signal
  • the transistor T5 functions as a collective drive circuit that outputs a collective drive signal.
  • FIG. 7 is a timing chart in one frame period of the liquid crystal display device.
  • the period from the period t01 to the period t (n + 1) is one frame period.
  • a period t01 to a period t03 is a blanking period
  • a period t1 to a period t (n + 1) is a display period.
  • Each of the periods t01 to tn is one horizontal period
  • the period t (n + 1) is a period longer than one horizontal period.
  • the length of the period t (n + 1) is depicted as a period having the same length as the period t1 or the like, but actually, the length of the period t (n + 1) is the period t1 or the like. Is set to a sufficiently long period.
  • the period t01 to t03 will be described.
  • all the unit circuits SRa (1) to SRa (n) are supplied with the on-level all-on control signal AON, and during the period t01, the high-level precharge voltage signal VGP is applied.
  • the unit circuits SRa (1) to SRa (n) apply the high-level collective drive signal VBD to the corresponding gate signal lines GL1 to GLn, respectively, during the period t01.
  • the high-level collective driving signal VBD is simultaneously applied to the gate signal lines GL1 to GLn regardless of the levels of the first gate clock signal GCK1 and the second gate clock signal GCK2. Thereby, the TFTs 11 of all the pixel formation portions are turned on.
  • the positive intermediate voltage SPC + is applied from the source driver 30 to the odd-numbered source signal lines SL (2j + 1), and the intermediate signal is applied to all the pixel formation portions connected to the odd-numbered source signal lines SL (2j + 1).
  • the voltage SPC + is charged.
  • the intermediate voltage SPC ⁇ on the negative polarity side is applied to the source signal line SL (2j) in the even column, and the intermediate voltage SPC ⁇ is applied to all the pixel formation portions connected to the source signal line SL (2j) in the even column.
  • a signal having an intermediate voltage SPC + on the positive polarity side and an intermediate voltage SPC ⁇ on the negative polarity side is sometimes referred to as a precharge signal.
  • the voltage of the output terminal 61 also becomes the low level.
  • the voltages of the gate signal lines GL1 to GLn corresponding to the unit circuits SRa (1) to SRa (n) respectively become low level, and the TFTs 11 of all the pixel formation portions are turned off.
  • the pixel formation portion connected to the odd-numbered column source signal line SL (2j + 1) holds the intermediate voltage SPC + on the positive polarity side, and the pixel formation portion connected to the even-numbered column source signal line SL (2j) The intermediate voltage SPC ⁇ on the negative polarity side is maintained. In this way, all the pixel forming portions are precharged.
  • an on-level gate start pulse signal GSP is given as the set signal SET to the drain terminal of the transistor T1.
  • GSP on-level gate start pulse signal
  • period t1 the gate start pulse signal GSP given to the unit circuit SRa (1) is turned off.
  • the transistor T1 is turned off and the node NC is in a floating state. Since the high-level first clock CKA is applied to the drain terminal of the transistor T3, the voltage at the node NC is bootstrapped by the capacitor C and becomes higher than the on-voltage of the transistor T3, and the transistor T3 becomes fully conductive. In this state, when the high-level first clock CKA is applied to the drain terminal of the transistor T3, the high-level first clock CKA is output to the output terminal without being lowered by the threshold voltage of the transistor T3.
  • the unit circuit SRa (1) at the stage applies the high level scanning signal GOUT1 to the gate signal line GL1.
  • a positive video signal is supplied from the source driver 30 to the odd-numbered source signal line SL (2j + 1), and a negative video signal is supplied to the even-numbered source signal line SL (2j). Therefore, among the pixel formation portions connected to the gate signal line GL1 in the first row, the pixel formation portions connected to the odd-numbered source signal lines SL (2j + 1) are charged with the voltage of the positive video signal. The Further, the voltage of the negative-polarity video signal is charged in the pixel formation portion connected to the even-numbered source signal line SL (2j). As described above, in the pixel forming portion, since the writing of the video signal is started while the intermediate voltage SPC + or SPC ⁇ close to the voltage of the video signal to be written is held, the video signal is written at a high speed.
  • the high-level scanning signal GOUT1 output from the first stage unit circuit SRa (1) is also supplied as the set signal SET of the transistor T1 of the second stage unit circuit SRa (2).
  • the transistor T1 of the unit circuit SRa (2) is turned on, and the voltage at the node NC of the unit circuit SRa (2) increases.
  • the second clock CKB at the on level is supplied to the transistor T4.
  • the transistor T4 is turned on, and the voltage of the output terminal 61 becomes low level.
  • the voltage of the gate signal line GL1 connected to the unit circuit SRa (1) becomes low level.
  • the TFT 11 in each pixel formation portion in the first row is turned off, and each pixel formation portion in the first row holds the voltage of the written video signal.
  • the high level scanning signal GOUT1 is supplied as the set signal SET from the unit circuit SRa (1) to the transistor T1 of the second stage unit circuit SRa (2).
  • the transistor T1 of the unit circuit SRa (2) is turned on, and the voltage at the node NC increases. Therefore, when the first clock CKA at the high level is applied to the drain terminal of the transistor T3, the voltage at the node NC is bootstrapped, and the transistor T3 is brought into a complete conduction state. In this state, when the high-level first clock CKA is applied to the drain terminal of the transistor T3, the first clock CKA is output to the output terminal without being lowered by the threshold voltage of the transistor T3.
  • the unit circuit SRa (2) applies the high level scanning signal GOUT2 to the gate signal line GL2.
  • a positive video signal is applied from the source driver 30 to the odd-numbered source signal lines SL (2j + 1), and a negative video signal is applied to the even-numbered source signal lines SL (2j).
  • the pixel formation portions connected to the gate signal line GL2 in the second row are charged with the voltage of the video signal having the positive polarity.
  • the pixel formation portion connected to the source signal line SL (2j) is charged with a negative video signal voltage.
  • the high-level scanning signal GOUT2 output from the second stage unit circuit SRa (2) is also supplied as the set signal SET of the transistor T1 of the third stage unit circuit SRa (3).
  • the transistor T1 of the unit circuit SRa (3) is turned on, and the voltage at the node NC increases.
  • the high-level scanning signal GOUT2 output from the second stage unit circuit SRa (2) is also supplied as the reset signal RESET of the transistor T2 of the first stage unit circuit SRa (1).
  • the transistor T2 of the unit circuit SRa (1) is turned on, and the voltage at the node NC changes from the high level to the low level.
  • the on-level second clock CKB is supplied to the transistor T4 of the second stage unit circuit SRa (2).
  • the transistor T4 is turned on, and the voltage of the output terminal becomes low level.
  • the voltage of the gate signal line GL2 connected to the unit circuit SRa (2) becomes low level.
  • the TFT 11 in each pixel formation portion in the second row is turned off, and each pixel formation portion in the second row holds the voltage of the written video signal.
  • the high-level scanning signal GOUT2 is given as the set signal SET to the transistor T1 of the third-stage unit circuit SRa (3) from the second-stage unit circuit SRa (2).
  • the transistor T1 of the third-stage unit circuit SRa (3) is turned on, and the voltage at the node NC increases.
  • the high-level first clock CKA is applied to the drain terminal of the transistor T3, the voltage at the node NC is bootstrapped and the transistor T3 is brought into a fully conductive state. In this state, the level of the first clock CKA is output to the output terminal without being lowered by the threshold voltage of the transistor T3, and the unit circuit SRa (3) at the third stage outputs the high level scanning signal GOUT3 to the gate signal line GL3. Is applied.
  • a positive video signal is supplied from the source driver 30 to the odd-numbered source signal line SL (2j + 1), and a negative video signal is supplied to the even-numbered source signal line SL (2j).
  • the pixel formation portions connected to the gate signal line GL3 in the third row are charged with the voltage of the positive video signal,
  • the pixel forming portion connected to the source signal line SL (2j) is charged with a negative video signal voltage.
  • the high-level scanning signal GOUT3 is supplied as the set signal SET to the transistor T1 of the fourth-stage unit circuit SRa (4) from the third-stage unit circuit SRa (3).
  • the transistor T1 of the unit circuit SRa (4) is turned on, and the voltage at the node NC increases.
  • the high-level scanning signal GOUT3 is supplied as the reset signal RESET from the third-stage unit circuit SRa (3) to the transistor T2 of the second-stage unit circuit SRa (2).
  • the transistor T2 of the unit circuit SRa (2) is turned on, and the voltage at the node NC becomes low level.
  • the on-level second clock CKB is supplied to the transistor T4 of the third-stage unit circuit SRa (3). For this reason, like the TFT 11 of each pixel formation portion in the first row, the TFT 11 of each pixel formation portion in the third row is turned off, and each pixel formation portion in the third row applies the voltage of the written video signal. Hold.
  • the unit circuits SRa (4) to SRa (n) apply the high level scanning signals GOUT1 to GOUTn to the gate signal lines GL3 to GLn in order in the same manner for each period up to the period tn.
  • the high level scanning signals GOUT4 to GOUTn are sequentially applied to the gate signal lines GL1 to GLn, respectively.
  • the pixel formation portion connected to the odd-numbered source signal line SL (2j + 1) is the voltage of the positive video signal.
  • the pixel formation portion connected to the source signal line SL (2j) in the even-numbered column holds the voltage of the negative video signal.
  • the liquid crystal display device displays an image on the display unit 10 based on the voltage of the image signal held in each pixel formation unit.
  • a period t (n + 1) longer than one horizontal period is provided at the end of one frame period.
  • the effective voltage applied to the liquid crystal layer during one frame period is the pixel formation portion in the first row even in the pixel formation portion in the nth row having the longest time from precharging to writing the video signal. Since the voltage is almost the same as the effective voltage at, the video display quality can be kept above a certain level.
  • the polarity of the video signal held in each pixel formation portion is reversed.
  • the pixel formation portion connected to the odd-numbered source signal line SL (2j + 1) holds the voltage of the negative video signal
  • the pixel formation portion connected to the even-numbered source signal line SL (2j) has the positive polarity. Hold the video signal voltage.
  • the liquid crystal display device is suitable for displaying an image by pause driving for reducing power consumption by providing a pause period during which the operations of the source driver 30 and the gate driver 40 are stopped.
  • FIG. 8 is a block diagram showing the overall configuration of the liquid crystal display device having the backlight unit 50.
  • the backlight unit 50 is disposed on the back surface of the display unit 10, and the backlight unit 50 is turned on when the period t (n + 1) is reached. Thereby, the light from the backlight unit 50 is irradiated on the back surface of the display unit 10, and an image is displayed on the display unit 10. Since the constituent elements other than the backlight unit 50 are the same as the constituent elements of the liquid crystal display device shown in FIG. 1, the same reference numerals are given and description thereof is omitted. Further, in a liquid crystal display device that displays an image by pause driving, variation in the screen of the effective voltage applied to the liquid crystal layer during one frame period can be reduced, so that the display quality of the image can be maintained above a certain level.
  • the polarity of the video signal applied to the adjacent source signal line is inverted every frame period.
  • the polarity of the video signal applied to the source signal line may be inverted, for example, every 2 frame periods or every 3 frame periods.
  • the pixel formation portions arranged in one column are all connected to the same source signal line, wiring in the pixel formation portion does not become complicated. Thereby, the aperture ratio of a pixel formation part can be improved.
  • FIG. 9 is a block diagram showing a configuration of the shift register 420 in a modification of the present embodiment
  • FIG. 10 is a circuit diagram showing a configuration of the unit circuit SRb included in the shift register 420 shown in FIG.
  • the shift register 420 is configured by cascading n unit circuits SRb (1) to SRb (n).
  • the n unit circuits SRb (1) to SRb (n) are provided so as to have a one-to-one correspondence with the gate signal lines GL1 to GLn of each row of the pixel array of n rows ⁇ m columns formed in the display unit 10. ing.
  • the shift register 420 not only sequentially outputs the high level scanning signals GOUT1 to GOUTn to the gate signal lines GL1 to GLn, but also shifts the high level during the blanking period of each frame period. Simultaneously output the level collective drive signal VBD.
  • the clear signal CLR is supplied to all the unit circuits SRb (1) to SRb (n) instead of the precharge voltage signal VGP in the blanking period.
  • the configuration of the unit circuit SRb included in the shift register 420 is partially different from the configuration of the unit circuit SRa shown in FIG. Therefore, in the unit circuit SRb, the same constituent elements as those of the unit circuit SRa are denoted by the same reference numerals, description thereof is omitted, and different constituent elements will be described.
  • a transistor T6 and an input terminal 47 connected to the transistor T6 are further added to the unit circuit SRa. Accordingly, the unit circuit SRb has six transistors T1 to T6 of the same conductivity type, one capacitor C, six input terminals 41 to 45, 47, and one output terminal 61. ing.
  • the gate terminal of the transistor T6 is connected to the input terminal 47, the drain terminal is connected to the output terminal 61, and the source terminal is connected to the low-level power supply voltage VSS.
  • the drain terminal of the transistor T5 is connected to the high-level power supply voltage VDD instead of the input terminal 46 that supplies the precharge voltage signal VGP.
  • the transistors T1 to T4 and T6 and the capacitor C function as an output signal generation circuit that generates and outputs a scanning signal, and the transistor T5 is collectively driven. It functions as a collective drive circuit that outputs signals.
  • FIG. 11 is a timing chart showing the operation of the unit circuit SRb.
  • the unit circuit SRb also outputs an output signal as a scanning signal as an ordinary shift register to the output terminal 61 and outputs an output signal as a collective drive signal VBD to the output terminal 61.
  • the operation of the unit circuit SRb when outputting an output signal as a scanning signal as a normal shift register is the same as the operation of the unit circuit SRa. Therefore, hereinafter, an operation when an output signal serving as the collective drive signal VBD is output will be described.
  • the off-level clear signal CLR is supplied to the input terminal 47 in the period t01, so that the transistor T6 is in the off state.
  • the on-level all-on control signal AON is applied to the input terminal 45, the transistor T5 is turned on, and the high-level power supply voltage VDD connected to the drain terminal is output to the output terminal 61.
  • an output signal serving as the collective drive signal VBD is output to the output terminal 61.
  • the all-on control signal AON changed from the on level to the off level is given to the input terminal 45, so that the transistor T5 is turned off.
  • the on-level clear signal CLR is applied to the input terminal 47, the transistor T6 is turned on, and the output terminal 61 becomes the low-level power supply voltage VSS.
  • the voltages of the gate signal lines GL1 to GLn corresponding to the unit circuits SRb (1) to SRb (n) become low level.
  • the high-level gate start pulse signal GSP is supplied as the set signal SET to the drain terminal of the transistor T1.
  • the voltage at the node NC increases, and the transistor T3 is turned on.
  • timing chart in the period t1 to t (n + 1) corresponding to the display period is the same as the timing chart shown in FIG.
  • FIG. 12 is a timing chart of the shift register 420 in one frame period.
  • the operation of the shift register 420 in the period t1 to t (n + 1) is the same as the operation of the shift register 410 shown in FIG. 7, and thus the description thereof is omitted, and only the period t01 to t03 that is the blanking period. explain.
  • all unit control circuits SRb (1) to SRb (n) are supplied with the on-level all-on control signal AON.
  • the TFTs 5 of the unit circuits SRb (1) to SRb (n) are turned on, and the high level power supply voltage VDD connected to the drain terminal of the TFT 5 is changed to the unit circuits SRb (1) to SRb (n). Is output to the output terminal.
  • the unit circuits SRb (1) to SRb (n) apply the high-level scanning signals GOUT1 to GOUTn to the corresponding gate signal lines GL1 to GLn, respectively.
  • the shift register 420 simultaneously applies the high-level collective drive signal VBD to the gate signal lines GL1 to GLn in the period t01 regardless of the levels of the first gate clock signal GCK1 and the second gate clock signal GCK2. To do. Thereby, the TFTs 11 of all the pixel formation portions are turned on.
  • the positive intermediate voltage SPC + is applied from the source driver 30 to the odd-numbered source signal lines SL (2j + 1), and the intermediate signal is applied to all the pixel formation portions connected to the odd-numbered source signal lines SL (2j + 1).
  • the voltage SPC + is charged.
  • the intermediate voltage SPC ⁇ on the negative polarity side is output to the source signal line SL (2j) in the even column, and the intermediate voltage SPC ⁇ is applied to all the pixel formation portions connected to the source signal line SL (2j) in the even column. Charged.
  • the all-on control signal AON changes from the on level to the off level, so that the transistor T5 is turned off.
  • the clear signal CLR of the on level is given to the gate terminal of the transistor T6, and the transistor T6 is turned on.
  • the voltages at the output terminals of the unit circuits SRb (1) to SRb (n) become low level, and the TFTs 11 of all the pixel formation portions connected to the gate signal lines GL1 to GLn are turned off.
  • the pixel formation portion connected to the odd-numbered column source signal line SL (2j + 1) holds the intermediate voltage SPC + on the positive polarity side, and the pixel formation portion connected to the even-numbered column source signal line SL (2j) The intermediate voltage SPC ⁇ on the negative polarity side is maintained. In this way, all the pixel forming portions are precharged.
  • the voltages of the output terminals of the unit circuits SRb (1) to SRb (n) remain at the low level, so that the voltages of the gate signal lines GL1 to GLn also maintain the low level.
  • the precharge voltage signal VGP used in the unit circuit SRa is a pulse signal for simultaneously turning on / off all the gate signal lines GL1 to GLn, and therefore a large buffer circuit capable of driving a large load is provided in the display control circuit 20. There is a need.
  • the power supply voltage VDD is applied to the drain terminal of the transistor T5
  • cost can be reduced.
  • the power supply voltage VDD applied to the input terminal is not a pulse signal like the precharge voltage signal VGP, the voltages of the gate signal lines GL1 to GLn can be stabilized in a short time.
  • a liquid crystal display device according to a second embodiment of the present invention.
  • the block diagram showing the configuration of the liquid crystal display device is substantially the same as the block diagram showing the configuration of the liquid crystal display device shown in FIG.
  • the clear signal CLR is applied instead of the precharge voltage signal VGP. It is done.
  • FIG. 13 is a diagram for explaining the pseudo dot inversion driving method of the present embodiment.
  • the pseudo dot inversion driving method of the present embodiment is applied to the odd-numbered source signal lines SL (2j + 1) in the first frame period, as shown in FIG. 13A.
  • a positive video signal is applied, and a negative video signal is applied to the even-numbered source signal lines SL (2j).
  • each of the pixel formation portions arranged in the column direction is not connected to the source signal line on the left side, but alternately on the left side. It is connected to the source signal line or connected to the source signal line on the right.
  • the odd-row pixel formation portions are connected to the odd-column source signal lines SL (2j + 1), and the even-row pixel formation portions are connected to the even-column source signal lines SL (2j).
  • the polarity of the video signal written in each pixel formation portion is positive or negative in both the row direction and the column direction.
  • the configuration and timing chart of the shift register included in the gate driver 40 of such a liquid crystal display device are the same as the shift register 410 and its timing chart shown in FIGS. 4 and 7, respectively.
  • the configuration of the unit circuit and its timing chart Are the same as the unit circuit SRa and its timing chart shown in FIGS. 5 and 6, respectively. For this reason, those figures and description are omitted.
  • the shift register 420 shown in FIG. 9 and the unit circuit SRb shown in FIG. 10 which are modifications of the first embodiment, can be used.
  • the liquid crystal display device of the present embodiment is driven by the pseudo dot inversion driving method, the occurrence of flicker and crosstalk is suppressed. Thereby, the display quality of a liquid crystal display device can be improved.
  • FIG. 14 is a diagram for explaining a pseudo dot inversion driving method in which the polarity of the video signal held in the pixel formation unit is inverted every two gate signal lines.
  • a video signal having the same polarity as that of the source signal line shown in FIG. 13 is applied to each source signal line.
  • the upper two rows of pixel formation portions are connected to the odd-numbered column source signal lines SL (2j + 1), and the next two rows of pixel formation portions are the even-numbered column source signal lines SL (2j).
  • the upper two rows of pixel forming units alternately hold positive and negative video signals in order from the left side
  • the next two rows of pixel formation units alternately hold a negative video signal and a positive video signal in order from the left.
  • the polarity of the video signal held in each pixel formation portion is opposite to that shown in FIG.
  • the polarity of the video signal written in each pixel forming unit is such that the pixel forming unit holding the positive and negative video signals every two rows in the row direction and every column in the column direction.
  • the liquid crystal display device having the display unit 10 having such an arrangement also has the same effect as the liquid crystal display device having the arrangement shown in FIG. Note that the number of gate signal lines connected together to the odd-numbered source signal lines SL (2j + 1) and the even-numbered source signal lines SL (2j) is not limited to two, and may be more than that. Good.
  • the display device of the present invention can be used for a high-definition display device because a video signal can be written to the pixel formation portion at high speed.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)

Abstract

L'invention concerne un dispositif d'affichage capable d'écrire rapidement un signal d'image sur une unité de formation de pixel, et un procédé de commande de ce dispositif. Un signal de commande par lot (VBD) pour amener simultanément une pluralité de lignes de signaux de balayage dans un état de sélection est appliqué simultanément à la pluralité de lignes de signaux de balayage dans une période de suppression, moyennant quoi une sélection est effectuée et une pluralité d'unités de formation de pixel sont préchargées simultanément. Ensuite, une pluralité de lignes de signaux de balayage sont sélectionnées dans l'ordre, une pluralité de signaux d'image représentant une image qui devrait être affichée sont générés en tant que signaux où la polarité de tension sur chaque ligne de signal de données individuelle est inversée, et tous sont appliqués à la pluralité de lignes de signaux de données. A cet instant, étant donné que la charge est débutée à partir d'un état dans lequel une tension proche de la tension de signal d'image a été chargée précédemment dans chaque unité de formation de pixel, il est possible d'écrire le signal d'image rapidement dans l'unité de formation de pixel.
PCT/JP2012/073594 2011-09-22 2012-09-14 Dispositif d'affichage et procédé de commande pour ce dispositif Ceased WO2013042622A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2011-208209 2011-09-22
JP2011208209 2011-09-22

Publications (1)

Publication Number Publication Date
WO2013042622A1 true WO2013042622A1 (fr) 2013-03-28

Family

ID=47914391

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2012/073594 Ceased WO2013042622A1 (fr) 2011-09-22 2012-09-14 Dispositif d'affichage et procédé de commande pour ce dispositif

Country Status (1)

Country Link
WO (1) WO2013042622A1 (fr)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106297689A (zh) * 2015-06-29 2017-01-04 三星显示有限公司 驱动显示面板的方法、执行该方法的显示设备及驱动设备
CN106297682A (zh) * 2015-05-11 2017-01-04 联咏科技股份有限公司 显示装置与其栅极驱动方法
CN106340274A (zh) * 2015-07-17 2017-01-18 联咏科技股份有限公司 显示装置及其驱动方法
CN106531114A (zh) * 2017-01-04 2017-03-22 京东方科技集团股份有限公司 显示驱动方法和显示驱动系统
CN109410857A (zh) * 2018-11-12 2019-03-01 惠科股份有限公司 一种显示面板的跨压补偿方法、显示面板和显示装置
CN109935200A (zh) * 2018-07-27 2019-06-25 京东方科技集团股份有限公司 移位寄存器单元、栅极驱动电路、显示装置以及驱动方法
US10416484B2 (en) 2017-10-03 2019-09-17 Sharp Kabushiki Kaisha Liquid crystal display device and method of driving liquid crystal display device
CN111025711A (zh) * 2020-01-02 2020-04-17 京东方科技集团股份有限公司 一种波导显示液晶驱动电路、液晶显示装置和驱动方法
CN117746813A (zh) * 2024-01-15 2024-03-22 厦门天马微电子有限公司 一种显示装置、显示设备及驱动方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000214826A (ja) * 1999-01-21 2000-08-04 Seiko Epson Corp 液晶表示装置およびその駆動方法
JP2003233362A (ja) * 2001-12-19 2003-08-22 Lg Phillips Lcd Co Ltd 液晶表示装置
JP2007328120A (ja) * 2006-06-07 2007-12-20 Sharp Corp 液晶表示装置の駆動方法およびその装置
WO2009084267A1 (fr) * 2007-12-27 2009-07-09 Sharp Kabushiki Kaisha Registre à décalage et dispositif d'affichage

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000214826A (ja) * 1999-01-21 2000-08-04 Seiko Epson Corp 液晶表示装置およびその駆動方法
JP2003233362A (ja) * 2001-12-19 2003-08-22 Lg Phillips Lcd Co Ltd 液晶表示装置
JP2007328120A (ja) * 2006-06-07 2007-12-20 Sharp Corp 液晶表示装置の駆動方法およびその装置
WO2009084267A1 (fr) * 2007-12-27 2009-07-09 Sharp Kabushiki Kaisha Registre à décalage et dispositif d'affichage

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106297682B (zh) * 2015-05-11 2019-04-23 联咏科技股份有限公司 显示装置与其栅极驱动方法
CN106297682A (zh) * 2015-05-11 2017-01-04 联咏科技股份有限公司 显示装置与其栅极驱动方法
CN106297689A (zh) * 2015-06-29 2017-01-04 三星显示有限公司 驱动显示面板的方法、执行该方法的显示设备及驱动设备
CN106340274A (zh) * 2015-07-17 2017-01-18 联咏科技股份有限公司 显示装置及其驱动方法
US20170018242A1 (en) * 2015-07-17 2017-01-19 Novatek Microelectronics Corp. Display apparatus and driving method thereof
US10163416B2 (en) 2015-07-17 2018-12-25 Novatek Microelectronics Corp. Display apparatus and driving method thereof
CN106531114A (zh) * 2017-01-04 2017-03-22 京东方科技集团股份有限公司 显示驱动方法和显示驱动系统
US10416484B2 (en) 2017-10-03 2019-09-17 Sharp Kabushiki Kaisha Liquid crystal display device and method of driving liquid crystal display device
CN109935200A (zh) * 2018-07-27 2019-06-25 京东方科技集团股份有限公司 移位寄存器单元、栅极驱动电路、显示装置以及驱动方法
CN109935200B (zh) * 2018-07-27 2022-06-03 京东方科技集团股份有限公司 移位寄存器单元、栅极驱动电路、显示装置以及驱动方法
CN109410857A (zh) * 2018-11-12 2019-03-01 惠科股份有限公司 一种显示面板的跨压补偿方法、显示面板和显示装置
WO2020097989A1 (fr) * 2018-11-12 2020-05-22 惠科股份有限公司 Procédé de compensation de tension croisée de panneau d'affichage, panneau d'affichage et dispositif d'affichage
US11626051B2 (en) 2018-11-12 2023-04-11 HKC Corporation Limited Cross voltage compensation method for display panel, display panel and display device
CN111025711A (zh) * 2020-01-02 2020-04-17 京东方科技集团股份有限公司 一种波导显示液晶驱动电路、液晶显示装置和驱动方法
CN117746813A (zh) * 2024-01-15 2024-03-22 厦门天马微电子有限公司 一种显示装置、显示设备及驱动方法

Similar Documents

Publication Publication Date Title
JP5372268B2 (ja) 走査信号線駆動回路、それを備えた表示装置、および走査信号線の駆動方法
WO2013042622A1 (fr) Dispositif d'affichage et procédé de commande pour ce dispositif
CN102460587B (zh) 移位寄存器和具备它的显示装置以及移位寄存器的驱动方法
US8952955B2 (en) Display driving circuit, display device and display driving method
JP5306762B2 (ja) 電気光学装置及び電子機器
JP5972267B2 (ja) 液晶表示装置および補助容量線の駆動方法
KR102127510B1 (ko) 표시장치
WO2009084267A1 (fr) Registre à décalage et dispositif d'affichage
US20130033417A1 (en) Scan driver, display device having the same and method of driving a display device
KR20050112611A (ko) 쉬프트 레지스터 및 이를 사용한 액정표시장치
JP7512702B2 (ja) シフトレジスタ、及び表示装置
JP5765205B2 (ja) 液晶表示装置及びその画素検査方法
CN110415659B (zh) 显示装置
JP5584148B2 (ja) ゲート信号線駆動回路及び表示装置
WO2012147637A1 (fr) Dispositif d'affichage à cristaux liquides
JP6076253B2 (ja) 表示装置およびその駆動方法
JP2010049768A (ja) シフトレジスタ及び表示装置
JP2009069562A (ja) 液晶表示装置
KR20080086617A (ko) 액정표시장치 및 이의 구동방법
KR101502174B1 (ko) 제어 드라이버 및 이를 구비한 표시장치
WO2012029767A1 (fr) Circuit à semi-conducteur et dispositif d'affichage
JP2009075225A (ja) 液晶表示装置及びその駆動方法
KR20180014338A (ko) 표시장치
US20060274010A1 (en) Dsd lcd driving method and driving device thereof
KR101243439B1 (ko) 액정표시소자 및 그의 구동 방법

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12834526

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 12834526

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP