[go: up one dir, main page]

WO2009081619A1 - Tampon et dispositif d'affichage - Google Patents

Tampon et dispositif d'affichage Download PDF

Info

Publication number
WO2009081619A1
WO2009081619A1 PCT/JP2008/064754 JP2008064754W WO2009081619A1 WO 2009081619 A1 WO2009081619 A1 WO 2009081619A1 JP 2008064754 W JP2008064754 W JP 2008064754W WO 2009081619 A1 WO2009081619 A1 WO 2009081619A1
Authority
WO
WIPO (PCT)
Prior art keywords
transistor
power source
gate
signal
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2008/064754
Other languages
English (en)
Japanese (ja)
Inventor
Etsuo Yamamoto
Yuhichiroh Murakami
Yasushi Sasaki
Seijirou Gyouten
Shinsaku Shimizu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP2009546970A priority Critical patent/JP5048081B2/ja
Priority to CN200880116731.5A priority patent/CN101868919B/zh
Priority to US12/734,691 priority patent/US8427206B2/en
Priority to EP08792537.6A priority patent/EP2221973B1/fr
Publication of WO2009081619A1 publication Critical patent/WO2009081619A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01714—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by bootstrapping, i.e. by positive feed-back
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/09441—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET of the same canal type
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0291—Details of output amplifiers or buffers arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving

Definitions

  • the present invention relates to a buffer composed of a unipolar channel transistor.
  • a so-called buffer that outputs an amplification signal in a broad sense with low output impedance such as a level shifter that converts a power supply voltage level and an amplification circuit that obtains an output equal to the input signal.
  • these buffers are composed of CMOS transistors, a process for forming each of the p-channel and n-channel is required. Therefore, the process is simplified, and the buffer is composed of transistors of a unipolar channel such as only the n-channel. (For example, refer to Patent Document 1).
  • FIG. 18 and FIG. 19 show configuration examples of buffers using only n-channel transistors.
  • This buffer has a two-phase input configuration having input terminals In and Inb.
  • the sources of the transistors 201, 202, and 203 are connected to VSS. Therefore, when VDD is input to the input terminal In and VSS is input to the input terminal Inb, the transistors 201, 202, and 203 having gates to which the input terminal In is connected are turned on. The drain of the transistor 204 is connected to VDD. Accordingly, the transistor 204 to which the input terminal Inb is connected is turned off. Accordingly, the potential at the point 210 which is a connection point between the transistor 201 and the transistor 204 becomes VSS. The point 210 is connected to the gate of the transistor 205 connected in series to the transistor 202 on the VDD side and to the gate of the transistor 206 connected in series to the transistor 203 on the VDD side. The drains of the transistors 205 and 206 are connected to VDD.
  • the transistors 205 and 206 are turned off.
  • VSS is output to the output terminal OUT.
  • the transistors 201, 202, and 203 are turned off. Further, the transistor 204 is turned on. Accordingly, the potential at the point 210 becomes the VDD-threshold voltage Vth of the transistor 204. As the potential at the point 210 increases, the transistor 205 is turned on and the drain current increases. When the potential of the point 210 becomes VDD ⁇ the threshold voltage Vth of the transistor 204, the transistor 204 is turned off.
  • a bootstrap capacitor 101 is provided between the gate and the source of the transistor 205, and when the potential of the point 211 connected to the source of the transistor 205 rises, the potential of the point 210 increases due to the effect of the bootstrap capacitor 101. It is done. If the design is made so that the potential at the point 210 becomes equal to or higher than the VDD + threshold voltage Vth of the transistor 205 by this push-up, the potential at the point 211 can be raised to VDD without decreasing by the threshold voltage Vth.
  • a capacitor 100 is provided between the drain and gate of the transistor 202.
  • VDD is output to the output terminal OUT without decreasing by the threshold voltage Vth.
  • FIG. 20 and FIG. 21 show other configuration examples of the buffer using only n-channel transistors.
  • This buffer has a single-phase input configuration having only an input terminal In. 18 and 19 is removed, and the gate and drain of the transistor 204 are connected to each other.
  • the transistors 201, 202, and 203 are turned on. As a result, the potential at the point 210 becomes VSS. Accordingly, the drain-source voltage of the transistor 204, that is, the gate-source voltage becomes VDD-VSS, and the transistor 204 is turned on. Since the transistor 204 is turned on, a through current flowing through the transistor 204 is generated. The size ratio between the transistor 204 and the transistor 201 is designed so that the potential of the point 210 is close to VSS. In addition, since the potential at the point 210 is input to the gates of the transistors 205 and 206, the transistors 205 and 206 are turned off. Since the transistor 203 is on and the transistor 206 is off, VSS is output from the output terminal OUT.
  • the transistors 201, 202, and 203 are turned off.
  • the transistor 204 remains in the ON state as in FIG. Accordingly, the potential at the point 210 is raised from VSS to the VDD-threshold voltage Vth of the transistor 204.
  • the transistor 205 is turned on and the drain current increases.
  • the potential of the point 210 becomes VDD ⁇ the threshold voltage Vth of the transistor 204, the transistor 204 is turned off.
  • the potential of the point 210 rises, the potential of the point 210 is pushed up by the effect of the bootstrap capacitor 101. If the design is made so that the potential at the point 210 becomes equal to or higher than the VDD + threshold voltage Vth of the transistor 205 by this push-up, the potential at the point 211 can be raised to VDD without decreasing by the threshold voltage Vth.
  • VDD is output to the output terminal OUT without decreasing by the threshold voltage Vth.
  • FIG. 22 shows a configuration in which the transistor 204 is replaced with a high-resistance resistor T. The through current is reduced by the resistance T.
  • the potential of the output terminal OUT in the case where VDD is input to the input terminal In and the case where VSS is input to the input terminal In are the same as those in FIGS. Japanese Patent Publication “JP 2003-179476 A (Publication Date: June 27, 2003)”
  • the present invention has been made in view of the above-mentioned conventional problems, and its object is to form a single-phase input that is composed of a unipolar channel transistor and can increase the drive capability of a load while suppressing current consumption. It is to realize a buffer and a display device including the buffer.
  • the buffer of the present invention is a buffer that outputs an output signal by performing impedance conversion on an input signal, and is connected in series between a high power source and a low power source.
  • a first series circuit composed of two transistors with a channel type channel polarity; a second series circuit composed of two transistors with an n channel type channel polarity connected in series between a high power source and a low power source;
  • a buffer unit having a first capacitor provided between a connection point between the two transistors of the first series circuit and a connection point between the two transistors of the second series circuit; It is configured to include only channel-type channel polarity transistors, and has a polarity opposite to that of the input signal.
  • an inverted signal generation unit that generates an inverted signal that is a signal with an arbitrarily determined signal level, and the input signal includes the gate of the transistor on the low power source side of the first series circuit, and the second series circuit.
  • the inverted signal generated by the inverted signal generation unit is input to the gate of the transistor on the High power side of the first series circuit, and is input to the gate of the transistor on the Low power side.
  • the output signal is output from a connection point between the two transistors of the two series circuit.
  • the first capacitor provided between the connection point between the two transistors in the first series circuit and the connection point between the two transistors in the second series circuit is the bootstrap capacitance. Since it has a function, even if the driving capability of the transistor of the first series circuit is small, it is possible to sufficiently drive the transistor of the second series circuit whose gate is connected to the first series circuit by raising the potential. Become. In the first series circuit, since it is not necessary to flow a particularly large current, it is possible to suppress the through current and not to spend a long time for generating the output voltage. In addition, even in a single-phase input having one input terminal, an inverted signal of the input signal is generated by the inverted signal generation circuit and input to the first series circuit, so that the buffer unit outputs the output voltage without lowering by the threshold voltage. Can be generated.
  • the buffer of the present invention is a buffer that performs impedance conversion on an input signal and outputs an output signal, and is connected in series between a high power source and a low power source.
  • a first series circuit composed of two transistors of channel type channel polarity, and a second series circuit composed of two transistors of p channel type channel polarity connected in series between a high power source and a low power source;
  • a buffer unit having a first capacitor provided between a connection point between the two transistors of the first series circuit and a connection point between the two transistors of the second series circuit; It is configured to include only channel-type channel polarity transistors, and has a polarity opposite to that of the input signal.
  • An inverted signal generating unit that generates an inverted signal that is a signal with an arbitrarily determined signal level, and the input signal includes the gate of the transistor on the High power side of the first series circuit, and the second series circuit.
  • the inverted signal generated by the inverted signal generator and input to the gate of the transistor on the low power source side of the first series circuit is input to the gate of the transistor on the low power source side of the first series circuit.
  • the output signal is output from a connection point between the two transistors of the two series circuit.
  • the first capacitor provided between the connection point between the two transistors in the first series circuit and the connection point between the two transistors in the second series circuit is the bootstrap capacitance. Since it has a function, even if the driving capability of the transistor of the first series circuit is small, it is possible to sufficiently drive the transistor of the second series circuit whose gate is connected to the first series circuit by raising the potential. Become. In the first series circuit, since it is not necessary to flow a particularly large current, it is possible to suppress the through current and not to spend a long time for generating the output voltage. In addition, even in a single-phase input having one input terminal, an inverted signal of the input signal is generated by the inverted signal generation circuit and input to the first series circuit, so that the buffer unit outputs the output voltage without lowering by the threshold voltage. Can be generated.
  • the inversion signal generation unit includes a first transistor, a second transistor, a third transistor, and a second capacitor,
  • the input signal is input to the gate of the transistor
  • the second transistor is connected in series to the third transistor
  • the gate and drain of the first transistor are connected to each other
  • the source of the transistor is connected to the gate of the second transistor
  • the second capacitor includes a source of the first transistor, a connection point between the second transistor and the third transistor.
  • the drain of the first transistor and the drain of the second transistor are connected to the high power source of the inversion signal generation unit and L
  • the third transistor has a source connected to the other one of the high power source and the low power source of the inversion signal generation unit, and the second transistor and the power source.
  • the inverted signal is output from a connection point with the third transistor.
  • the second capacitor since the second capacitor has a function of a bootstrap capacitor, the inverted signal can be obtained without lowering by the threshold voltage of the transistor. Therefore, the buffer unit to which the inverted signal is input has an effect that the output signal can be easily output without being reduced by the threshold voltage.
  • the inverted signal generation unit includes a first transistor, a second transistor group, a third transistor, and a second capacitor,
  • the input signal is input to the gate of the transistor
  • the second transistor group includes a plurality of cascade-connected transistors and is connected in series to the third transistor.
  • the gate and drain are connected to each other, the source of the first transistor is connected to the gate of each transistor of the second transistor group, and the second capacitor is the source of the first transistor.
  • one end on the drain side of the second transistor group is connected to one of a high power source and a low power source of the inversion signal generator, and the source of the third transistor is the inversion source.
  • the signal generating unit is connected to the other of the high power source and the low power source, and the inverted signal is output from a connection point between the second transistor group and the third transistor.
  • the second capacitor since the second capacitor has a function of a bootstrap capacitor, the inverted signal can be obtained without lowering by the threshold voltage of the transistor. Therefore, the buffer unit to which the inverted signal is input has an effect that the output signal can be easily output without being reduced by the threshold voltage.
  • the second transistor group including a plurality of cascade-connected transistors is provided, there is an effect that the through current can be suppressed by increasing the resistance of the current path.
  • the inverted signal generation unit includes a fourth transistor and a resistor, and the input signal is input to a gate of the fourth transistor, 4 transistor and the resistor are connected to each other in series, and the source of the fourth transistor is connected to one of the high power source and the low power source of the inverted signal generation unit, One end opposite to the fourth transistor side is connected to the other of the high power source and the low power source of the inversion signal generation unit, and the inversion is performed from the connection point between the fourth transistor and the resistor. It is characterized in that a signal is output.
  • the circuit layout area can be reduced, and a decrease in threshold voltage due to the transistor is compensated. There is an effect that a configuration to perform is unnecessary.
  • the buffer of the present invention includes the inverted signal generation unit including a fourth transistor and a fifth transistor in which a gate and a drain are connected to each other.
  • the input signal is input to the gate of the transistor, the fourth transistor and the fifth transistor are connected in series with each other, and the source of the fourth transistor is the high power supply and the low power of the inverted signal generation unit
  • the drain of the fifth transistor is connected to the other one of the high power source and the low power source of the inversion signal generation unit, and the fourth transistor and the second power source are connected.
  • the inverted signal is output from a connection point with the transistor No. 5.
  • the fifth transistor diode-connected is used as the resistor to obtain the inverted signal, the bootstrap capacitance is unnecessary, and the layout area of the circuit can be reduced. Play.
  • the inverted signal generation unit includes a fourth transistor and one or more other transistors with respect to the diode-connected transistor in which the gate and the drain are connected to each other.
  • a fifth transistor group cascade-connected to the source side of the diode-connected transistor, each gate of the one or more other transistors is connected to the gate of the diode-connected transistor,
  • the input signal is input to the gate of the fourth transistor, and the fourth transistor and the fifth transistor group are connected in series with each other at one end on the source side of the fifth transistor group.
  • the source of the fourth transistor is connected to one of the high power source and the low power source of the inverted signal generator.
  • the drain of the diode-connected transistor is connected to the other of the high power source and the low power source of the inverted signal generation unit, and the connection point between the fourth transistor and the fifth transistor group From the above, the inverted signal is output.
  • the fifth transistor group is used as the resistor in the cascade connection having the diode connection transistor for obtaining the inverted signal, the bootstrap capacitor is not required, and the circuit layout area is reduced. There is an effect that can be.
  • the buffer of the present invention is a buffer that outputs an output signal by performing impedance conversion on an input signal, and is connected in series between a high power source and a low power source.
  • a first series circuit composed of two transistors with a channel type channel polarity; a second series circuit composed of two transistors with an n channel type channel polarity connected in series between a high power source and a low power source;
  • a buffer unit having a first capacitor provided between a connection point between the two transistors of the first series circuit and a connection point between the two transistors of the second series circuit; It is configured to include only channel-type channel polarity transistors, and the level change is a signal obtained by level-converting the input signal.
  • An input signal level converter that outputs a signal and an n-channel channel polarity transistor as a transistor are included, and the level conversion signal generated by the input signal level converter is input and the input
  • An inverted signal generating unit that generates an inverted signal that has a polarity opposite to the polarity of the signal and that has an arbitrarily determined signal level, and the level converted signal generated by the input signal level converting unit further includes: The inverted signal generated by the inverted signal generation unit, which is input to the gate of the transistor on the Low power source side of the first series circuit and the gate of the transistor on the Low power source side of the second series circuit. Is input to the gate of the transistor on the High power side of the first series circuit, and the second series Is characterized by outputting the output signal from said two transistors to each other at the connection point of the circuit.
  • the first capacitor provided between the connection point between the two transistors in the first series circuit and the connection point between the two transistors in the second series circuit is the bootstrap capacitance. Since it has a function, even if the driving capability of the transistor of the first series circuit is small, it is possible to sufficiently drive the transistor of the second series circuit whose gate is connected to the first series circuit by raising the potential. Become. In the first series circuit, since it is not necessary to flow a particularly large current, it is possible to suppress the through current and not to spend a long time for generating the output voltage. In addition, even with a single-phase input having one input terminal, an inverted signal is generated by the inverted signal generation circuit and is input to the first series circuit. Therefore, the buffer unit generates an output voltage without reducing the threshold voltage. be able to.
  • the input signal level conversion unit since the input signal level conversion unit is provided, it is possible to avoid the occurrence of a problem that the transistor to which the input signal of the buffer unit is input is not turned off depending on the level of the input signal. .
  • the buffer of the present invention is a buffer that performs impedance conversion on an input signal and outputs an output signal, and is connected in series between a high power source and a low power source.
  • a first series circuit composed of two transistors of channel type channel polarity, and a second series circuit composed of two transistors of p channel type channel polarity connected in series between a high power source and a low power source;
  • a buffer unit having a first capacitor provided between a connection point between the two transistors of the first series circuit and a connection point between the two transistors of the second series circuit; It is configured to include only channel-type channel polarity transistors, and the level change is a signal obtained by level-converting the input signal.
  • An input signal level conversion unit that outputs a signal and a transistor having only a p-channel channel polarity as a transistor, the level conversion signal generated by the input signal level conversion unit is input, and the input An inverted signal generating unit that generates an inverted signal that has a polarity opposite to the polarity of the signal and that has an arbitrarily determined signal level, and the level converted signal generated by the input signal level converting unit further includes: The inverted signal generated by the inverted signal generation unit and input to the gate of the transistor on the High power side of the first series circuit and the gate of the transistor on the High power side of the second series circuit. Is input to the gate of the transistor on the low power source side of the first series circuit, and the second From the connection point of each other the two transistors of the column circuit is characterized by outputting the output signal.
  • the first capacitor provided between the connection point between the two transistors in the first series circuit and the connection point between the two transistors in the second series circuit is the bootstrap capacitance. Since it has a function, even if the driving capability of the transistor of the first series circuit is small, it is possible to sufficiently drive the transistor of the second series circuit whose gate is connected to the first series circuit by raising the potential. Become. In the first series circuit, since it is not necessary to flow a particularly large current, it is possible to suppress the through current and not to spend a long time for generating the output voltage. In addition, even with a single-phase input having one input terminal, an inverted signal is generated by the inverted signal generation circuit and is input to the first series circuit. Therefore, the buffer unit generates an output voltage without reducing the threshold voltage. be able to.
  • the input signal level conversion unit since the input signal level conversion unit is provided, it is possible to avoid the occurrence of a problem that the transistor to which the input signal of the buffer unit is input is not turned off depending on the level of the input signal. .
  • the inverted signal generation unit includes a first transistor, a second transistor, a third transistor, and a second capacitor,
  • the transistor is connected in series to the third transistor, the gate and drain of the first transistor are connected to each other, and the source of the first transistor is connected to the gate of the second transistor.
  • the second capacitor is connected between the source of the first transistor and a connection point between the second transistor and the third transistor, and the drain of the first transistor.
  • the drain of the second transistor are connected to one of a high power source and a low power source of the inversion signal generation unit, and the third transistor
  • the source of the star is connected to the other of the high power source and the low power source of the inversion signal generation unit, the level conversion signal is input to the gate of the third transistor, and the second transistor and the second power source are connected.
  • the inverted signal is output from a connection point with the third transistor.
  • the second capacitor since the second capacitor has a function of a bootstrap capacitor, the inverted signal can be obtained without lowering by the threshold voltage of the transistor. Therefore, the buffer unit to which the inverted signal is input has an effect that the output signal can be easily output without being reduced by the threshold voltage.
  • the inverted signal generation unit includes a first transistor, a second transistor group, a third transistor, and a second capacitor,
  • the input signal is input to the gate of the transistor
  • the second transistor group includes a plurality of cascade-connected transistors and is connected in series to the third transistor.
  • the gate and drain are connected to each other, the source of the first transistor is connected to the gate of each transistor of the second transistor group, and the second capacitor is the source of the first transistor.
  • one end on the drain side of the second transistor group is connected to one of a high power source and a low power source of the inversion signal generator, and the source of the third transistor is the inversion source. It is connected to the other one of the high power source and the low power source of the signal generation unit, the level conversion signal is input to the gate of the third transistor, and the second transistor group and the third transistor The inversion signal is output from the connection point.
  • the second capacitor since the second capacitor has a function of a bootstrap capacitor, the inverted signal can be obtained without lowering by the threshold voltage of the transistor. Therefore, the buffer unit to which the inverted signal is input has an effect that the output signal can be easily output without being reduced by the threshold voltage.
  • the second transistor group including a plurality of cascade-connected transistors is provided, there is an effect that the through current can be suppressed by increasing the resistance of the current path.
  • the inverted signal generation unit includes a fourth transistor and a resistor, and the input signal is input to a gate of the fourth transistor, 4 transistor and the resistor are connected to each other in series, and the source of the fourth transistor is connected to one of the high power source and the low power source of the inverted signal generation unit, One end opposite to the fourth transistor side is connected to the other of the high power source and the low power source of the inverted signal generation unit, and the level conversion signal is input to the gate of the fourth transistor.
  • the inverted signal is output from a connection point between the fourth transistor and the resistor.
  • the circuit layout area can be reduced, and a decrease in threshold voltage due to the transistor is compensated. There is an effect that a configuration to perform is unnecessary.
  • the buffer of the present invention includes the inverted signal generation unit including a fourth transistor and a fifth transistor in which a gate and a drain are connected to each other.
  • the input signal is input to the gate of the transistor, the fourth transistor and the fifth transistor are connected in series with each other, and the source of the fourth transistor is the high power supply and the low power of the inverted signal generation unit
  • the drain of the fifth transistor is connected to the other of the high power source and the low power source of the inverted signal generation unit, and is connected to the gate of the fourth transistor.
  • the level conversion signal is input, and the inverted signal is output from the connection point between the fourth transistor and the fifth transistor. It is a symptom.
  • the fifth transistor diode-connected is used as the resistor to obtain the inverted signal, the bootstrap capacitance is unnecessary, and the layout area of the circuit can be reduced. Play.
  • the inverted signal generation unit includes a fourth transistor and one or more other transistors with respect to the diode-connected transistor in which the gate and the drain are connected to each other.
  • a fifth transistor group cascade-connected to the source side of the diode-connected transistor, each gate of the one or more other transistors is connected to the gate of the diode-connected transistor,
  • the input signal is input to the gate of the fourth transistor, and the fourth transistor and the fifth transistor group are connected in series with each other at one end on the source side of the fifth transistor group.
  • the source of the fourth transistor is connected to one of the high power source and the low power source of the inverted signal generator.
  • the drain of the diode-connected transistor is connected to the other of the high power source and the low power source of the inverted signal generator, and the level conversion signal is input to the gate of the fourth transistor, The inverted signal is output from a connection point between the fourth transistor and the fifth transistor group.
  • the cascaded fifth transistor group having the diode-connected transistors is used as the resistor to obtain the inversion signal, the bootstrap capacitor is not necessary, and the circuit layout area is reduced. There is an effect that can be.
  • the input signal level conversion unit includes a first level conversion unit transistor, a second level conversion unit transistor, and a third level conversion unit, each of which includes a transistor.
  • a second level conversion unit capacitor including a transistor, a fourth level conversion unit transistor, a fifth level conversion unit transistor, and a capacitor;
  • the conversion unit transistor is connected in series to the third level conversion unit transistor, the gate and drain of the first level conversion unit transistor are connected to each other, and the source of the first level conversion unit transistor Is connected to the gate of the second level converter transistor, and the first level converter capacitance is
  • One level conversion unit transistor is connected between the source of the level conversion unit transistor and a connection point between the second level conversion unit transistor and the third level conversion unit transistor, and one end of the second level conversion unit capacitor Is connected to a connection point between the second level conversion unit transistor and the third level conversion unit transistor, and the drain and gate of the fourth level conversion unit transistor are connected to the second level conversion unit
  • the drain of the fifth level conversion unit transistor is connected
  • the drain of the second level conversion unit transistor is connected to one of a high power source and a low power source of the inversion signal generation unit.
  • the source of the level conversion unit transistor, the source of the fourth level conversion unit transistor, and the source of the fifth level conversion unit transistor are connected to the other of the high power source and the low power source of the inverted signal generation unit.
  • the input signal is inputted to the gate of the third level conversion unit transistor, and the fifth level conversion unit transistor is turned on and off by the gate of the fifth level conversion unit transistor.
  • a signal to be switched between can be input, and the level conversion signal is output from the other end of the second level conversion unit capacitor.
  • the signal for turning on the fifth level conversion unit transistor is input to the gate of the fifth level conversion unit transistor, and then the fifth level conversion unit By inputting a signal for turning off the transistor, the other end of the second level conversion unit capacitor is set to the potential of the High power source or the Low power source connected to the source of the fifth level conversion unit transistor. it can.
  • the second level conversion unit capacitance is pushed down or pushed up.
  • the third transistor to which the level conversion signal of the inverted signal generation unit is input and each transistor to which the level conversion signal of the first series circuit and the second series circuit of the buffer unit are input are surely turned off. Can do.
  • the second level conversion unit capacitance is pushed down or pushed up.
  • the potential of the other end of the second level conversion unit capacitor is the third transistor to which the level conversion signal of the inverted signal generation unit is input, and the level conversion signals of the first series circuit and the second series circuit of the buffer unit Even if the potential of the input transistors is set to an OFF state, the fourth transistor is turned on, so that these transistors can be kept off.
  • the third transistor to which the level conversion signal of the inverted signal generation unit is input and each transistor to which the level conversion signal of the first series circuit and the second series circuit of the buffer unit are input are surely turned off. There is an effect that can be done.
  • the buffer of the present invention is characterized in that a third capacitor is connected to a connection point between the two transistors of the second series circuit in order to solve the above problem.
  • the voltage at the output of the buffer does not rise abruptly by charging the capacitor connected to the connection point between the two transistors of the second series circuit. Therefore, it is possible to sufficiently raise the potential in the first series circuit by the bootstrap capacitor connected between the first series circuit and the second series circuit, and therefore, the output voltage without a decrease in the threshold voltage is obtained. There is an effect that it can be surely obtained.
  • the buffer of the present invention has a first buffer as the buffer and a gate of the transistor to which the input signal of the second series circuit of the first buffer is input. And a second buffer having at least a configuration in which the output signal of the first buffer is input instead of the input signal.
  • the display device of the present invention is characterized by including the buffer in order to solve the above-described problems.
  • the display device of the present invention is characterized in that the output circuit of the source driver includes the buffer in order to solve the above-described problem.
  • the display device of the present invention is characterized in that the output circuit of the gate driver includes the buffer in order to solve the above problems.
  • the display device of the present invention is characterized in that an inverter included in a circuit for generating a signal supplied to a source driver and a gate driver includes the buffer.
  • the display device of the present invention is characterized in that a level shifter circuit included in a circuit that generates signals to be supplied to a source driver and a gate driver includes the buffer.
  • FIG. 1 showing an embodiment of the present invention, is a circuit diagram showing a configuration of a first buffer.
  • FIG. 11 is a circuit diagram illustrating a configuration of a fourth buffer in accordance with an embodiment of the present invention.
  • FIG. 11 is a circuit diagram illustrating a configuration of a fifth buffer in accordance with an embodiment of the present invention.
  • FIG. 27 is a circuit diagram illustrating a configuration of a sixth buffer in accordance with an embodiment of the present invention.
  • 1, showing an embodiment of the present invention is a block diagram illustrating a configuration of a display device.
  • FIG. It is a circuit diagram which shows a prior art and shows the structure and 1st operation
  • FIG. 25 is a circuit diagram showing a configuration of a modified example of the second inverted signal generation unit in FIG. 24.
  • FIG. 26 is a circuit diagram showing a first operation of a second inverted signal generation unit in FIG. 25.
  • FIG. 26 is a circuit diagram illustrating a second operation of the second inverted signal generation unit in FIG. 25. It is a circuit diagram which shows the operation
  • FIG. 24 is a circuit diagram illustrating a configuration of a seventh buffer according to the embodiment of the present invention.
  • FIG. 24 is a circuit diagram illustrating the configuration of an eighth buffer according to the embodiment of the present invention.
  • FIGS. 1 to 17 and FIGS. 23 to 30 An embodiment of the present invention will be described with reference to FIGS. 1 to 17 and FIGS. 23 to 30 as follows.
  • FIG. 17 shows a configuration of a liquid crystal display device (display device) 151 according to the present embodiment.
  • the liquid crystal display device 151 includes a pixel region 153, a source driver 154, a gate driver 155, a BUFF / level shifter circuit 156, a power supply circuit 157, and terminals 158.
  • the source driver 154 includes an output circuit 154 a and outputs a data signal to each source bus line in the pixel region 153.
  • the gate driver 155 includes an output circuit 155a, and outputs a selection signal to the gate bus line in order to write the data signal from the source driver 154 to each pixel in the pixel region 153.
  • the output circuits 154a and 155a include a buffer which is an amplifier circuit with a low output impedance that generates a data signal of the same magnification from the input signal.
  • the BUFF / level shifter circuit 156 includes a buffer that is an amplifier circuit with a low output impedance, such as an equal-amplification circuit that corrects signal attenuation such as an inverter, and a level shifter circuit that converts a power supply voltage level of the signal. Signals passed through these buffers are supplied to the source driver 154 and the gate driver 155. Thus, the buffer performs impedance conversion on the input signal and outputs an output signal.
  • the power supply circuit 157 generates a reference voltage, a counter voltage, an auxiliary capacitance voltage, and the like of the data signal.
  • the terminals 158... Are terminals for inputting signals and power to the above-described circuits on the panel 152.
  • FIG. 1 shows the configuration of the buffer 21.
  • the buffer 21 includes an inverted signal generation unit 31 and a BUFF unit 32.
  • the buffer 21 is a single-phase input buffer having one input terminal INB, and is configured using a unipolar channel, here, an n-channel transistor.
  • a TFT or a field effect transistor formed on a silicon substrate can be used.
  • the inverted signal generation unit 31 is a circuit that generates a signal having a polarity opposite to the polarity of the signal input from the input terminal INB, that is, an inverted signal that is a signal having a polarity in which High and Low are interchanged with each other. 1 to 3 and a capacity of 100. Further, the signal level representing the High / Low level of the inverted signal can be arbitrarily determined by arbitrarily determining the power supply voltage in the inverted signal generation unit 31. The definition of the inversion signal is also applied to all inversion signal generation units described below.
  • a capacity (second capacity) 100 is a bootstrap capacity.
  • the power source is composed of VDD of a high power source and VSS of a low power source.
  • the drain of the transistor (first transistor) 1 is connected to VDD, and the gate is connected to the drain.
  • the source of the transistor 1 is connected to one terminal of the capacitor 100.
  • the drain of the transistor (second transistor) 2 is connected to VDD, and the gate is connected to the source of the transistor 1.
  • the source of the transistor 2 is connected to the drain of the transistor (third transistor) 3 and the other terminal of the capacitor 100.
  • the source of the transistor 3 is connected to VSS, and the gate is connected to the input terminal INB.
  • a connection point between the transistor 2 and the transistor 3 is the output terminal 11 of the inverted signal generation unit 31.
  • the BUFF unit (buffer unit) 32 includes transistors 4 to 7 and capacitors 101 and 102.
  • a capacity (first capacity) 101 is a bootstrap capacity.
  • the BUFF unit 32 has a low output impedance output unit, and is a circuit that performs impedance conversion on a signal input from the input terminal INB.
  • the power source is composed of VDD of a high power source and VSS of a low power source.
  • the drain of the transistor 4 is connected to VDD, and the gate is connected to the output terminal 11 of the inverted signal generator 31.
  • the drain of the transistor 6 is connected to the source of the transistor 4 and the gate is connected to the input terminal INB.
  • the source of the transistor 6 is connected to VSS.
  • the drain of the transistor 5 is connected to VDD, the gate is connected to the source of the transistor 4, and the connection point is a point 12.
  • the drain of the transistor 7 is connected to the source of the transistor 5 and the gate is connected to the input terminal INB.
  • the source of the transistor 7 is connected to VSS.
  • the capacitor 101 is connected between the source of the transistor 4 and the source of the transistor 5.
  • a connection point between the transistor 5 and the transistor 7 is an output terminal OUT of the BUFF unit 32.
  • the capacitor 102 is connected between the output terminal OUT and VSS.
  • the transistor 4 and the transistor 6 are connected to each other in series to form a first series circuit. Further, the transistor 5 and the transistor 7 are connected in series with each other to form a second series circuit.
  • the capacitors 100 and 101 can be formed of parasitic capacitors, and the capacitor 102 can be formed of parasitic capacitors.
  • capacitors 100 and 101 are composed of parasitic capacitors, the following conditions should be satisfied.
  • FIG. 2 shows the configuration of the buffer 22.
  • the buffer 22 includes an inverted signal generation unit 33 and a BUFF unit 32.
  • the buffer 22 is a single-phase input buffer having one input terminal INB, and is configured using a unipolar channel, here, an n-channel transistor.
  • the BUFF unit 32 is the same as the BUFF unit 32 of the buffer 21.
  • the inverted signal generation unit 33 includes a transistor A and a resistor T.
  • the power source is composed of VDD of a high power source and VSS of a low power source.
  • the resistor T is a high-resistance resistor, and one end is connected to VDD.
  • the drain of the transistor (fourth transistor) A is connected to the other end of the resistor T, and the gate is connected to the input terminal INB.
  • the source of the transistor A is connected to VSS.
  • a point Z that is a connection point between the resistor T and the transistor A is an output terminal of the inverted signal generation unit 33.
  • FIG. 3 and 4 show the operation of the inverted signal generator 31 of the buffer 21.
  • VDDA ⁇ VSS is set to be equal to or higher than the threshold voltage Vth of the transistor 3, and the transistor 3 Turns on. Since VDD is input to the gate of the transistor 1 and the capacitor 100 is provided, when the potential at the point 11 decreases, the potential at the point 10 also decreases. When the potential at the point 10 becomes VDD ⁇ the threshold voltage Vth of the transistor 1 or less, the transistor 1 is turned on, so that a drain current flows from VDD to the transistor 1 and the potential at the point 10 rises. As a result, when the potential at the point 10 rises to VDD ⁇ the threshold voltage Vth of the transistor 1, the transistor 1 is turned off.
  • the potential at the point 10 becomes VDD ⁇ the threshold voltage Vth of the transistor 1.
  • the transistor 2 is turned on when the potential VDD ⁇ the threshold voltage Vth of the transistor 1 is input to the gate and the potential at the point 11 is VSS. Since the transistors 2 and 3 are turned on in this way, a through current passing through the transistors 2 and 3 is generated.
  • the transistor 2 has a configuration in which driving capability is suppressed, current consumption can be suppressed.
  • the transistor 2 is made up of a plurality of vertically stacked transistors having the same channel polarity as the transistors 2a and 2b, that is, cascaded transistors. It may be configured so that the resistance of the current path is increased to suppress the through current.
  • the gates of the transistors stacked vertically may be connected to the point 10 as shown in FIG.
  • the transistor 2a and the transistor 2b constitute a second transistor group.
  • the transistor 3 when the low-side voltage VSS of the input signal is input to the input terminal INB, the transistor 3 is turned off.
  • the potential at the point 11 rises to VDD ⁇ the threshold voltage Vth of the transistor 2.
  • the potential at the point 10 is VDD ⁇ the threshold voltage Vth of the transistor 1, and the transistor 1 is in the OFF state.
  • the potential at the point 11 rises in this state, the potential at the point 10 is pushed up by the capacitor 100. Accordingly, if the design is made so that the potential at the point 10 is increased from VDD ⁇ the threshold voltage Vth of the transistor 1 to VDD + the threshold voltage Vth of the transistor 2, the potential at the point 11 does not decrease from VDD by the threshold voltage Vth. , Output as VDD.
  • 5 and 6 show the operation of the inverted signal generation unit 33 of the buffer 22.
  • the inverted signal generation unit 33 includes a portion using the resistor T instead of the transistor, the circuit layout area can be reduced.
  • FIG. 24 shows the configuration of the buffer 22a.
  • the buffer 22a includes an inverted signal generation unit 33a and a BUFF unit 32.
  • the inversion signal generation unit 33a is configured by configuring the resistance T of the inversion signal generation unit 33 of the buffer 22 with a transistor (fifth transistor) Ta.
  • the transistor Ta is an n-channel transistor, and has a drain connected to VDD and a source connected to the drain of the transistor A, that is, the point Z.
  • the transistor Ta is a diode-connected transistor in which a gate and a drain are connected to each other.
  • the BUFF unit 32 is the same as the BUFF unit 32 of the buffer 21.
  • the transistor Ta has the same channel polarity as the transistor Tb as shown in FIG.
  • Other transistors having a vertical stack, that is, a cascade connection may be used.
  • the number of stages of vertical stacking is not limited to such two stages, and may generally be a plurality of stages.
  • the gate of the transistor Tb is connected to the gate of the transistor Ta so that VDD is applied.
  • the drain of the transistor Tb is connected to the source of the transistor Ta, and the source of the transistor Tb is connected to the drain of the transistor A, that is, the point Z.
  • the transistor Ta and the transistor Tb constitute a fifth transistor group.
  • 26 and 27 show the operation of the inverted signal generation unit 33a having the configuration of FIG.
  • the transistor A when VSS is input to the input terminal INB, the transistor A is turned off. Therefore, the current flowing through the transistor Ta and the transistor Tb flows from the point Z toward the BUFF unit 32 side. As a result, the potential at the point Z is output as VDD ⁇ threshold voltage Vth.
  • the configuration of the subsequent BUFF section can be designed in accordance with an output that decreases from this VDD by the threshold voltage Vth.
  • the buffer including the inverted signal generation unit 33a configured as shown in FIG. 24 and FIG. 25 includes a diode-connected transistor to the inverted signal generation unit 33a. Only the layout area can be reduced.
  • FIG. 7 and 8 show the operation of the BUFF unit 32 of the buffers 21 and 22.
  • VDDA ⁇ VSS is set to be equal to or higher than the threshold voltage Vth of the transistors 6 and 7, and the transistors 6 and 7 are in the ON state. become. Since VSS is input to the gate of the transistor 4 from the point 11 or Z of the inverted signal generation unit 31 or 33, the transistor 4 is turned off. Therefore, the potential of the point 12 becomes VSS. Since VSS is input to the gate of the transistor 5, the transistor 5 is turned off. As a result, VSS is output to the output terminal OUT.
  • VDD-VSS is set to be equal to or higher than the threshold voltage Vth of the transistor 4, and the transistor 4 is turned on. . Therefore, the potential at the point 12 increases from VSS to the VDD-threshold voltage Vth of the transistor 4. As a result, the transistor 5 is turned on since the VDD ⁇ the threshold voltage Vth of the transistor 4 is input to the gate. Along with this, the potential of the output terminal OUT gradually rises to VDD ⁇ the threshold voltage Vth of the transistor 5.
  • the transistor 4 When the potential at the point 12 rises to VDD ⁇ the threshold voltage Vth of the transistor 4, the transistor 4 is turned off. When the potential of the output terminal OUT rises in this state, the potential of the point 12 is pushed up by the capacitor 101. Therefore, by designing so that the potential at the point 12 is increased from VDD ⁇ the threshold voltage Vth of the transistor 4 to VDD + the threshold voltage Vth of the transistor 5, the output terminal OUT does not decrease by the threshold voltage Vth. Is output.
  • FIG. 9 shows the function of the capacitor 102 of the BUFF unit 32.
  • the BUFF section 32 by providing the capacitor 102, the time until the transistor 5 is turned on and the potential of the output terminal OUT rises from VSS to VDD is delayed.
  • the transistor 4 is turned on first, and the potential at the point 12 is raised to VDD ⁇ the threshold voltage Vth of the transistor 4, and then the transistor 4 is turned off. If the potential of the output terminal OUT becomes close to VDD due to the ON state of the transistor 5 before the transistor 4 is turned OFF, the potential at the point 12 cannot be sufficiently increased by the capacitor 101. Then, since there is a possibility that the output to the output terminal OUT is lowered from VDD by the threshold voltage Vth, it takes time to increase the potential of the output terminal OUT to VDD by providing the capacitor 102 as described above. So that bootstrap can be performed reliably.
  • FIG. 10 shows the configuration of another buffer 23.
  • the buffer 23 includes an inverted signal generator 31, an inverted signal generator 34, and a BUFF unit 32.
  • the inverted signal generation unit 31 and the BUFF unit 32 are the same as those described in the buffers 21 and 22 and other configurations described in the present embodiment.
  • the buffers 21 and 22 described with reference to FIG. 1 and FIG. 2 shift the level of the input signal input at the VDDA / VSS level and output it at the VDD / VSS level. However, when the input signals are input to the buffers 21 and 22 at VSSA higher than VSS, the transistors 3, 6, and 7 cannot be turned off.
  • the inverted signal generator 34 shifts the level of the input signal VSSA to VSS.
  • the inverted signal generation unit (input signal level conversion unit) 34 includes a transistor (first level conversion unit transistor) a, a transistor (second level conversion unit transistor) b, a transistor (third level conversion unit transistor) c, A transistor (fourth level conversion unit transistor) d, a transistor (fifth level conversion unit transistor) e, a capacitor (first level conversion unit capacitor) 103, and a capacitor (second level conversion unit capacitor) 104 I have.
  • a capacity 103 is a bootstrap capacity.
  • the power source is composed of a high power VDD and a low power VSSA.
  • the drain of the transistor a is connected to VDD, and the gate is connected to the drain.
  • the source of the transistor a is connected to one terminal of the capacitor 103.
  • the drain of the transistor b is connected to VDD, and the gate is connected to the source of the transistor a.
  • the source of the transistor b is connected to the drain of the transistor c and the other terminal of the capacitor 103.
  • the source of the transistor c is connected to VSSA, and the gate is connected to the input terminal IN.
  • One terminal of the capacitor 104 is connected to a point 14 that is a connection point between the transistor b and the transistor c.
  • the drain of the transistor d is connected to the gate and the other terminal of the capacitor 104, and the source is connected to VSSA.
  • the drain of the transistor e is connected to the other terminal of the capacitor 104, and the gate is connected to the terminal INIT.
  • the source of the transistor e is connected to VSSA.
  • a point 15, which is a connection point between the transistor de ⁇ e and the other terminal of the capacitor 104, is an output terminal of the inverted signal generation unit 34.
  • the inverted signal generator 34 has an initialization process, and VDDA is input to the terminal INIT. At this time, the transistor e is turned on, and the potential at the point 15 becomes VSSA. Therefore, the transistor d is turned off when VSSA is inputted to the gate.
  • the circuit surrounded by the dotted line has the same configuration as that of the inverted signal generation unit 31 except that VSSA is input from the input terminal IN to the gate of the transistor c.
  • VSSA is then input to the terminal INIT to turn off the transistor e.
  • VDDA is input to the input terminal IN
  • the same operation as in FIG. 3 is performed. Therefore, the potential at the point 14 changes from VDD to VSSA.
  • the potential at the point 15 is also pushed down from VSSA by the capacitor 104. If the design is made so that the potential pushed down at the point 15 is lower than VSS, the transistors 3, 6, and 7 in FIG. 10 can be surely turned off.
  • the above buffers are all configured using only n-channel transistors as polarities, but can also be configured using only p-channel transistors as shown in FIGS. 14 and 15. It is.
  • the buffer 24 shown in FIG. 14 includes an inverted signal generation unit 35 and a BUFF unit 36, and is obtained by inverting the polarity of the buffer 21 from n-type to p-type. Each code with a slash corresponds to the same code in the buffer 21.
  • the power source is composed of VDDA as a high power source and VSS as a low power source.
  • the 15 includes inverted signal generating units 35 and 37 and a BUFF unit 36, and is obtained by inverting the polarity of the buffer 23 from n-type to p-type. Each code with a slash corresponds to the same code in the buffer 23.
  • the power source is composed of a high power VDD and a low power source VSS in the inverted signal generator 35 and the BUFF unit 36, and a power source VDDA and a VSS of the low power source in the inverted signal generator 37.
  • the present invention is not limited to the above example, and all buffers can be realized in an n-channel type and a p-channel type.
  • FIG. 16 shows a configuration of the buffer 26 that outputs two signals whose phases are mutually inverted as outputs of the buffer.
  • the buffer 26 has two buffers, that is, an A-system buffer (first buffer) and a B-system buffer (second buffer).
  • the A system shifts the level of the signal input from the input terminal IN and outputs it from the output terminal INB.
  • the B system shifts the level of the signal input from the input terminal IN and outputs it from the output terminal IN.
  • Both the A system and the B system basically use the configuration of the buffer 22, and the A system is denoted by A and the B system is denoted by B after the corresponding code of the buffer 22.
  • the gate of the transistor AB and the gate of the transistor 6B are connected to the connection point between the resistor TA and the transistor AA, and the gate of the transistor 7B is connected to the connection point between the transistor 5A and the transistor 7A.
  • the transistor 7B since it is necessary to drive the transistor 7B with a large driving capability, when attempting to drive the transistor 7B with the signal SB for driving the transistor 6B, the driving capability is insufficient because TA is set to a high resistance to suppress the through current. Therefore, the transistor 7B is driven by the signal SA having a large driving capability taken out from the connection point between the transistor 5A and the transistor 7A. Therefore, it becomes possible to quickly drive the transistor 7B that requires a large driving capability, and to quickly pull the potential of the output terminal IN to VEE.
  • a buffer in a form obtained by developing the buffer 26 of FIG. 16 can be configured.
  • VSS of the gate of the transistor 6A is VSS. Is entered. Further, the potential at the connection point 20 between the gate of the transistor 5A and the capacitor 101A is pushed up by the capacitor 101A which is a bootstrap capacitor and becomes higher than VDD. For this reason, a very high voltage difference VH is generated between the gate and drain of the transistor 6A, which may exceed the breakdown voltage of the transistor.
  • the buffer 27 shown in FIG. 29 may be configured.
  • the buffer 27 instead of connecting the gate of the transistor 6A to the input terminal IN in the buffer 26, the buffer 27 is connected to a connection point ZB between the resistor TB and the transistor AB.
  • VSS is input to the input terminal IN
  • the transistor AA is turned off, so that the potential at the connection point ZA between the resistor TA and the transistor AA becomes VDD, so that the transistor AB is turned on.
  • the potential at the point ZB becomes VEE. Therefore, since VEE> VSS, a voltage difference VI smaller than the voltage difference VH is generated between the gate and drain of the transistor 6A, and the problem of exceeding the withstand voltage of the transistor can be avoided.
  • the buffer 28 shown in FIG. 30 may be configured.
  • the transistor 8 ⁇ / b> A is cascaded between the drain of the transistor 6 ⁇ / b> A and the connection point 20 in the buffer 26.
  • the transistor 8A has the same channel polarity as the other transistors.
  • the gate of the transistor 8A is connected to VDD.
  • the present invention is not limited to the above-described embodiment, and various modifications can be made within the scope indicated in the claims. That is, embodiments obtained by combining technical means appropriately changed within the scope of the claims are also included in the technical scope of the present invention.
  • the present invention can be applied to an EL display device.
  • the buffer of the present invention is a buffer that performs an impedance conversion on an input signal and outputs an output signal, and is an n-channel type that is connected in series between a high power source and a low power source.
  • a first series circuit composed of two transistors with channel polarity; a second series circuit composed of two transistors with n channel type channel polarity connected in series between a high power source and a low power source;
  • a buffer unit having a first capacitor provided between a connection point between the two transistors in the series circuit and a connection point between the two transistors in the second series circuit; and an n-channel type transistor as the transistor It is configured to include only channel polarity transistors, and has a polarity opposite to that of the input signal and the signal level.
  • An inversion signal generation unit that generates an inversion signal that is a predetermined signal, and the input signal includes the gate of the transistor on the low power supply side of the first series circuit and the Low of the second series circuit.
  • the inverted signal generated by the inverted signal generator and input to the gate of the transistor on the power supply side is input to the gate of the transistor on the High power supply side of the first series circuit, and the second series circuit
  • the output signal is output from the connection point between the two transistors.
  • the buffer of the present invention is a buffer that performs an impedance conversion on an input signal and outputs an output signal, and is a p-channel connected in series between a high power source and a low power source.
  • a first series circuit composed of two transistors having a channel polarity of a type
  • a second series circuit composed of two transistors having a channel polarity of p channel type connected in series between a high power source and a low power source
  • a buffer having a first capacitor provided between a connection point between the two transistors of the first series circuit and a connection point between the two transistors of the second series circuit; and a p-channel transistor Type transistor having only a channel polarity, having a polarity opposite to that of the input signal and a signal level.
  • An inversion signal generation unit that generates an inversion signal that is an arbitrarily determined signal, and the input signal includes the gate of the transistor on the high power side of the first series circuit, and the second series circuit.
  • the inverted signal generated by the inverted signal generator and input to the gate of the transistor on the high power side is input to the gate of the transistor on the low power side of the first series circuit, and the second The output signal is output from a connection point between the two transistors of the series circuit.
  • the present invention can be particularly suitably used for a liquid crystal display device.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Electronic Switches (AREA)
  • Dram (AREA)

Abstract

L'invention concerne une unité de tampon (32) comprenant un premier circuit série composé de deux transistors à canal n (4, 6) reliés en série l'un à l'autre, un second circuit série composé de deux transistors à canal n (5, 7) reliés en série l'un à l'autre, et un condensateur (101) et une unité de génération de signal d'inversion (31) qui est composée des transistors (1 à 3) uniquement de polarité de canal n et génère un signal d'inversion d'un signal d'entrée. Le signal d'entrée est entré dans une grille du transistor (6) et une grille du transistor (7), le signal d'inversion généré par l'unité de génération de signal d'inversion (31) est entré dans une grille du transistor (4), et un signal de sortie est émis depuis un point de connexion (OUT) auquel deux transistors du second circuit série sont reliés l'un à l'autre. Par conséquent, on réalise un tampon à entrée monophasée comprenant des transistors d'une polarité à un seul canal et dont la capacité d'excitation de charge peut être accrue sans augmenter un courant de consommation.
PCT/JP2008/064754 2007-12-20 2008-08-19 Tampon et dispositif d'affichage Ceased WO2009081619A1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2009546970A JP5048081B2 (ja) 2007-12-20 2008-08-19 バッファおよび表示装置
CN200880116731.5A CN101868919B (zh) 2007-12-20 2008-08-19 缓冲器和显示装置
US12/734,691 US8427206B2 (en) 2007-12-20 2008-08-19 Buffer and display device
EP08792537.6A EP2221973B1 (fr) 2007-12-20 2008-08-19 Tampon et dispositif d'affichage

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007328945 2007-12-20
JP2007-328945 2007-12-20

Publications (1)

Publication Number Publication Date
WO2009081619A1 true WO2009081619A1 (fr) 2009-07-02

Family

ID=40800936

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/064754 Ceased WO2009081619A1 (fr) 2007-12-20 2008-08-19 Tampon et dispositif d'affichage

Country Status (5)

Country Link
US (1) US8427206B2 (fr)
EP (1) EP2221973B1 (fr)
JP (1) JP5048081B2 (fr)
CN (1) CN101868919B (fr)
WO (1) WO2009081619A1 (fr)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102208167A (zh) * 2010-03-30 2011-10-05 索尼公司 倒相电路以及显示器
JP2011217285A (ja) * 2010-04-01 2011-10-27 Sony Corp インバータ回路および表示装置
JP2011229136A (ja) * 2010-03-30 2011-11-10 Sony Corp インバータ回路および表示装置
JP2011228798A (ja) * 2010-04-15 2011-11-10 Sony Corp インバータ回路および表示装置
JP2012060550A (ja) * 2010-09-13 2012-03-22 Mitsubishi Electric Corp 電力増幅器
JP2012243971A (ja) * 2011-05-20 2012-12-10 Sony Corp ブートストラップ回路、インバータ回路、走査回路、表示装置、及び、電子機器
JPWO2012029915A1 (ja) * 2010-09-02 2013-10-31 シャープ株式会社 トランジスタ回路、フリップフロップ、信号処理回路、ドライバ回路、および表示装置
US9407267B2 (en) 2012-04-25 2016-08-02 Panasonic Liquid Crystal Display Co., Ltd. Level conversion circuit and liquid crystal display device using the same
WO2018056234A1 (fr) * 2016-09-23 2018-03-29 国立大学法人東北大学 Dispositif de circuit de commutation, convertisseur cc-cc abaisseur de tension, et unité d'éléments
JP2020205602A (ja) * 2011-09-30 2020-12-24 株式会社半導体エネルギー研究所 半導体装置

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101056430B1 (ko) * 2010-05-14 2011-08-11 삼성모바일디스플레이주식회사 버퍼 및 그 구동 방법
JP2012022168A (ja) * 2010-07-15 2012-02-02 Sony Corp 有機ｅｌ表示装置、有機ｅｌ表示装置の製造方法、及び、電子機器
JPWO2012029874A1 (ja) * 2010-09-02 2013-10-31 シャープ株式会社 信号処理回路、インバータ回路、バッファ回路、ドライバ回路、レベルシフタ、表示装置
US8779809B2 (en) * 2010-09-02 2014-07-15 Sharp Kabushiki Kaisha Signal processing circuit, inverter circuit, buffer circuit, level shifter, flip-flop, driver circuit, and display device
US8836680B2 (en) * 2011-08-04 2014-09-16 Sharp Kabushiki Kaisha Display device for active storage pixel inversion and method of driving the same
JP2013198125A (ja) * 2012-03-22 2013-09-30 Fujitsu Semiconductor Ltd 半導体装置
US8873270B2 (en) * 2012-12-14 2014-10-28 Palo Alto Research Center Incorporated Pulse generator and ferroelectric memory circuit
EP2768141A1 (fr) * 2013-02-15 2014-08-20 Technische Universität Darmstadt Charges actives, notamment pour une utilisation dans des circuits inverseurs
GB2516283B (en) * 2013-07-17 2021-02-10 Pragmatic Printing Ltd Electronic circuits
CN104795029B (zh) * 2014-01-16 2017-06-06 矽创电子股份有限公司 栅极驱动器及其电路缓冲器
CN103985341B (zh) * 2014-04-30 2016-04-20 京东方科技集团股份有限公司 一种移位寄存器单元、栅极驱动电路和显示装置
KR102315333B1 (ko) * 2015-02-04 2021-10-19 삼성전자주식회사 회로 디자인 시스템 및 이를 이용한 반도체 회로
JP6745129B2 (ja) * 2016-03-31 2020-08-26 ザインエレクトロニクス株式会社 信号多重化装置
CN106251808B (zh) * 2016-08-24 2018-07-20 中国科学院上海高等研究院 一种用于amoled列驱动电路的输出缓冲器
CN106448539B (zh) * 2016-10-28 2023-09-19 合肥京东方光电科技有限公司 移位寄存器单元及其驱动方法、栅极驱动电路、显示装置
KR102392118B1 (ko) * 2017-09-27 2022-04-27 엘지디스플레이 주식회사 쉬프트 레지스터 및 이를 포함하는 디스플레이 장치
WO2020016705A1 (fr) * 2018-07-20 2020-01-23 株式会社半導体エネルギー研究所 Circuit de réception
KR20210106470A (ko) 2018-12-20 2021-08-30 가부시키가이샤 한도오따이 에네루기 켄큐쇼 단극성 트랜지스터를 사용하여 구성된 논리 회로, 및 반도체 장치
JP7491546B2 (ja) * 2020-02-12 2024-05-28 深▲セン▼通鋭微電子技術有限公司 信号出力回路及び表示装置駆動ドライバ
CN112104354B (zh) * 2020-08-07 2021-07-20 华南理工大学 基于单极型晶体管的电压频率转换器电路、方法及芯片

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002335153A (ja) * 2001-05-11 2002-11-22 Semiconductor Energy Lab Co Ltd パルス出力回路、シフトレジスタ、および表示装置
JP2003179476A (ja) 2001-12-10 2003-06-27 Nef:Kk 半導体集積回路
JP2004260788A (ja) * 2003-02-24 2004-09-16 Samsung Sdi Co Ltd バッファー回路及びこれを利用したアクティブマトリックス表示装置
JP2005012356A (ja) * 2003-06-17 2005-01-13 Mitsubishi Electric Corp レベル変換回路

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3845324A (en) 1972-12-22 1974-10-29 Teletype Corp Dual voltage fet inverter circuit with two level biasing
JPS55156427A (en) * 1979-05-23 1980-12-05 Sharp Corp Bootstrap buffer circuit
JP4785271B2 (ja) 2001-04-27 2011-10-05 株式会社半導体エネルギー研究所 液晶表示装置、電子機器

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002335153A (ja) * 2001-05-11 2002-11-22 Semiconductor Energy Lab Co Ltd パルス出力回路、シフトレジスタ、および表示装置
JP2003179476A (ja) 2001-12-10 2003-06-27 Nef:Kk 半導体集積回路
JP2004260788A (ja) * 2003-02-24 2004-09-16 Samsung Sdi Co Ltd バッファー回路及びこれを利用したアクティブマトリックス表示装置
JP2005012356A (ja) * 2003-06-17 2005-01-13 Mitsubishi Electric Corp レベル変換回路

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2221973A4

Cited By (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102208167A (zh) * 2010-03-30 2011-10-05 索尼公司 倒相电路以及显示器
JP2011229136A (ja) * 2010-03-30 2011-11-10 Sony Corp インバータ回路および表示装置
JP2011217285A (ja) * 2010-04-01 2011-10-27 Sony Corp インバータ回路および表示装置
JP2011228798A (ja) * 2010-04-15 2011-11-10 Sony Corp インバータ回路および表示装置
JPWO2012029915A1 (ja) * 2010-09-02 2013-10-31 シャープ株式会社 トランジスタ回路、フリップフロップ、信号処理回路、ドライバ回路、および表示装置
US9030237B2 (en) 2010-09-02 2015-05-12 Sharp Kabushiki Kaisha Transistor circuit, flip-flop, signal processing circuit, driver circuit, and display device
JP2012060550A (ja) * 2010-09-13 2012-03-22 Mitsubishi Electric Corp 電力増幅器
JP2012243971A (ja) * 2011-05-20 2012-12-10 Sony Corp ブートストラップ回路、インバータ回路、走査回路、表示装置、及び、電子機器
US11557613B2 (en) 2011-09-30 2023-01-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US11901377B2 (en) 2011-09-30 2024-02-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP2025078794A (ja) * 2011-09-30 2025-05-20 株式会社半導体エネルギー研究所 半導体装置
US12191322B2 (en) 2011-09-30 2025-01-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP2020205602A (ja) * 2011-09-30 2020-12-24 株式会社半導体エネルギー研究所 半導体装置
JP2021168516A (ja) * 2011-09-30 2021-10-21 株式会社半導体エネルギー研究所 シフトレジスタ回路
KR102671090B1 (ko) 2011-09-30 2024-05-31 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
JP2024071408A (ja) * 2011-09-30 2024-05-24 株式会社半導体エネルギー研究所 半導体装置
US11257853B2 (en) 2011-09-30 2022-02-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP7453439B2 (ja) 2011-09-30 2024-03-19 株式会社半導体エネルギー研究所 半導体装置
KR20220029625A (ko) * 2011-09-30 2022-03-08 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
KR102423329B1 (ko) 2011-09-30 2022-07-22 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
KR20220104134A (ko) * 2011-09-30 2022-07-26 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
JP2023052851A (ja) * 2011-09-30 2023-04-12 株式会社半導体エネルギー研究所 半導体装置
JP7222037B2 (ja) 2011-09-30 2023-02-14 株式会社半導体エネルギー研究所 シフトレジスタ回路
US9407267B2 (en) 2012-04-25 2016-08-02 Panasonic Liquid Crystal Display Co., Ltd. Level conversion circuit and liquid crystal display device using the same
WO2018056234A1 (fr) * 2016-09-23 2018-03-29 国立大学法人東北大学 Dispositif de circuit de commutation, convertisseur cc-cc abaisseur de tension, et unité d'éléments
JP2022033165A (ja) * 2016-09-23 2022-02-28 国立大学法人東北大学 素子ユニット
JP7011878B1 (ja) 2016-09-23 2022-02-14 国立大学法人東北大学 素子ユニット
JP7011831B2 (ja) 2016-09-23 2022-01-27 国立大学法人東北大学 スイッチング回路装置及び降圧型ｄｃ－ｄｃコンバータ
US10693449B2 (en) 2016-09-23 2020-06-23 Tohoku University Switching circuit device, step-down DC-DC converter, and element unit
JPWO2018056234A1 (ja) * 2016-09-23 2019-07-18 国立大学法人東北大学 スイッチング回路装置、降圧型ｄｃ―ｄｃコンバータ及び素子ユニット

Also Published As

Publication number Publication date
EP2221973B1 (fr) 2014-11-12
JP5048081B2 (ja) 2012-10-17
JPWO2009081619A1 (ja) 2011-05-06
CN101868919B (zh) 2014-05-07
EP2221973A1 (fr) 2010-08-25
US20100253393A1 (en) 2010-10-07
EP2221973A4 (fr) 2011-06-22
US8427206B2 (en) 2013-04-23
CN101868919A (zh) 2010-10-20

Similar Documents

Publication Publication Date Title
JP5048081B2 (ja) バッファおよび表示装置
JP4959813B2 (ja) 半導体装置及び表示装置
CN108091307B (zh) 输出电路以及液晶显示装置的数据驱动器
JP5057828B2 (ja) 表示装置
JP5491319B2 (ja) 表示ドライバ回路
US8427236B2 (en) Operational amplifier, driver and display
US7872499B2 (en) Level shift circuit, and driver and display system using the same
JP5442558B2 (ja) 出力回路及びデータドライバ及び表示装置
US10210838B2 (en) Voltage level shifting method
WO2009084272A1 (fr) Dispositif à semi-conducteurs et dispositif d'affichage
US10270363B2 (en) CMOS inverter circuit that suppresses leakage currents
CN101114421A (zh) 输出驱动装置及显示装置
US11341881B2 (en) Level shifter circuit applied to display apparatus
JP2015076718A (ja) レベルシフト回路および表示駆動回路
US20090261867A1 (en) Semiconductor device having voltage output circuit
JP4832100B2 (ja) 表示装置
JP2010232789A (ja) 半導体集積回路、半導体集積回路の駆動方法、表示装置および電子機器
JP5671916B2 (ja) シフトレジスタ
JP2006025085A (ja) Ｃｍｏｓ駆動回路
JP2006135384A (ja) レベルシフタ
JP2013187641A (ja) 表示装置の駆動回路
WO2012132281A1 (fr) Circuit de décalage de niveau et dispositif à semi-conducteur

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200880116731.5

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08792537

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 2009546970

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 12734691

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 2008792537

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE