WO2009078104A1 - 電源制御方法及び装置 - Google Patents
電源制御方法及び装置 Download PDFInfo
- Publication number
- WO2009078104A1 WO2009078104A1 PCT/JP2007/074444 JP2007074444W WO2009078104A1 WO 2009078104 A1 WO2009078104 A1 WO 2009078104A1 JP 2007074444 W JP2007074444 W JP 2007074444W WO 2009078104 A1 WO2009078104 A1 WO 2009078104A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- power supply
- signal
- supply control
- processing unit
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/02—Details
- H04L12/10—Current supply arrangements
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Communication Control (AREA)
- Small-Scale Networks (AREA)
- Direct Current Feeding And Distribution (AREA)
Abstract
データ信号の受信を検出したとき電源制御開始信号を発生すると共に一定時間後に信号処理部へ該データ信号を出力し、該電源制御開始信号が発生してから該信号処理部から処理完了信号を受けるまで、該信号処理部の電源の出力電圧変動を抑制するための電源制御信号を発生する。或いは、受信したデータ信号を種類別に分離して各々の信号処理部に出力し、該種類別の有効設定信号を受けると共に該有効設定信号が重複して有効になったとき、電源制御開始信号を発生し、該電源制御開始信号が発生してから、今まで有効であった該有効設定信号の一つが無効になるまで、該信号処理部の電源の電圧変動を抑制するための電源制御信号を発生する。
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2007/074444 WO2009078104A1 (ja) | 2007-12-19 | 2007-12-19 | 電源制御方法及び装置 |
| JP2009546118A JP5152197B2 (ja) | 2007-12-19 | 2007-12-19 | 電源制御方法及び装置 |
| US12/819,049 US8407494B2 (en) | 2007-12-19 | 2010-06-18 | Power supply control method and device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2007/074444 WO2009078104A1 (ja) | 2007-12-19 | 2007-12-19 | 電源制御方法及び装置 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US12/819,049 Continuation US8407494B2 (en) | 2007-12-19 | 2010-06-18 | Power supply control method and device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2009078104A1 true WO2009078104A1 (ja) | 2009-06-25 |
Family
ID=40795230
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/JP2007/074444 Ceased WO2009078104A1 (ja) | 2007-12-19 | 2007-12-19 | 電源制御方法及び装置 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US8407494B2 (ja) |
| JP (1) | JP5152197B2 (ja) |
| WO (1) | WO2009078104A1 (ja) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2011034381A (ja) * | 2009-08-03 | 2011-02-17 | Fujitsu Telecom Networks Ltd | 電源供給制御装置 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005190483A (ja) * | 2003-12-24 | 2005-07-14 | Samsung Electronics Co Ltd | 遊休モードでの電力消費が減少したプロセッサシステムおよびその方法 |
| JP2006157662A (ja) * | 2004-11-30 | 2006-06-15 | Kyocera Mita Corp | 情報処理装置 |
| JP2006344162A (ja) * | 2005-06-10 | 2006-12-21 | Mitsubishi Electric Corp | 並列計算装置 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5732233A (en) * | 1995-01-23 | 1998-03-24 | International Business Machines Corporation | High speed pipeline method and apparatus |
| JP3087618B2 (ja) | 1995-07-27 | 2000-09-11 | 株式会社村田製作所 | スイッチング電源 |
| US5860125A (en) * | 1995-11-08 | 1999-01-12 | Advanced Micro Devices, Inc. | Integrated circuit including a real time clock, configuration RAM, and memory controller in a core section which receives an asynchronous partial reset and an asynchronous master reset |
| JP3252827B2 (ja) * | 1999-04-21 | 2002-02-04 | 日本電気株式会社 | 電源電圧変動抑制回路 |
| JP3816788B2 (ja) * | 2001-11-22 | 2006-08-30 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| JP3981943B2 (ja) * | 2002-02-18 | 2007-09-26 | 株式会社タイテック | 電源投入方式 |
| JP2005252635A (ja) * | 2004-03-04 | 2005-09-15 | Alps Electric Co Ltd | 送受信装置 |
| JP4463115B2 (ja) * | 2005-01-04 | 2010-05-12 | 株式会社ルネサステクノロジ | 半導体装置 |
| JP2007006682A (ja) * | 2005-06-27 | 2007-01-11 | Hitachi Global Storage Technologies Netherlands Bv | 磁気ディスク装置 |
-
2007
- 2007-12-19 JP JP2009546118A patent/JP5152197B2/ja not_active Expired - Fee Related
- 2007-12-19 WO PCT/JP2007/074444 patent/WO2009078104A1/ja not_active Ceased
-
2010
- 2010-06-18 US US12/819,049 patent/US8407494B2/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005190483A (ja) * | 2003-12-24 | 2005-07-14 | Samsung Electronics Co Ltd | 遊休モードでの電力消費が減少したプロセッサシステムおよびその方法 |
| JP2006157662A (ja) * | 2004-11-30 | 2006-06-15 | Kyocera Mita Corp | 情報処理装置 |
| JP2006344162A (ja) * | 2005-06-10 | 2006-12-21 | Mitsubishi Electric Corp | 並列計算装置 |
Non-Patent Citations (1)
| Title |
|---|
| KIMIHIRO YAMAKOSHI ET AL.: "A large throughput Switch Architecture for IP packet using WDM link", IEICE TECHNICAL REPORT VOL.100, vol. 100, no. 495, 7 December 2000 (2000-12-07), pages 13 - 18 * |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2011034381A (ja) * | 2009-08-03 | 2011-02-17 | Fujitsu Telecom Networks Ltd | 電源供給制御装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| US20100257387A1 (en) | 2010-10-07 |
| US8407494B2 (en) | 2013-03-26 |
| JP5152197B2 (ja) | 2013-02-27 |
| JPWO2009078104A1 (ja) | 2011-04-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2008015449A3 (en) | Apparatus and method for obtaining eeg data | |
| WO2011016934A3 (en) | Method and system for synchronizing address and control signals in threaded memory modules | |
| WO2010100425A3 (en) | Controller network and method of controlling a controller network | |
| WO2012057579A3 (ko) | 사운딩 참조 신호의 전송 파워 조절 방법 및 장치 | |
| WO2010136041A3 (en) | Method and system for controlling a wind power system comprising data processors synchronization | |
| WO2010078303A3 (en) | Electrical safety shutoff system and devices for photovoltaic modules | |
| WO2012058465A3 (en) | Transitioning multiple microphones from a first mode to a second mode | |
| WO2010014698A3 (en) | Method and apparatus for proximate placement of sequential cells | |
| EP2048561A3 (en) | Methods and apparatus to upgrade and provide control redundancy in process plants | |
| WO2013107782A3 (en) | Power converter circuit, power supply system and method | |
| GB201013374D0 (en) | Remote controller and method used therein | |
| WO2008085701A3 (en) | Method and apparatus for variable memory cell refresh | |
| TW200802561A (en) | Control device and method for a substrate processing apparatus | |
| WO2010090697A3 (en) | Solid state memory formatting | |
| TW201129885A (en) | Abnormality detection system, abnormality detection method, and storage medium | |
| WO2010008763A3 (en) | Systems and methods for conserving energy in an entertainment system | |
| WO2009078072A1 (ja) | 風力発電システム及びその運転制御方法 | |
| WO2010127296A3 (en) | Decontamination apparatus | |
| WO2011071594A3 (en) | Energy-efficient set write of phase change memory with switch | |
| WO2010132178A3 (en) | Method to calibrate start values for write leveling in a memory system | |
| WO2012009104A3 (en) | Method and apparatus for reducing power consumption for memories | |
| WO2010042533A3 (en) | Photovoltaic module performance monitoring system and devices | |
| WO2010123642A3 (en) | Methods and devices for consistency of the haptic response across a touch sensitive device | |
| WO2010027403A8 (en) | Interaural time delay restoration system and method | |
| WO2009086060A8 (en) | Method and apparatus for generating or utilizing one or more cycle-swallowed clock signals |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07850914 Country of ref document: EP Kind code of ref document: A1 |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 2009546118 Country of ref document: JP |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 07850914 Country of ref document: EP Kind code of ref document: A1 |