WO2008149348A3 - Method architecture circuit & system for providing caching - Google Patents
Method architecture circuit & system for providing caching Download PDFInfo
- Publication number
- WO2008149348A3 WO2008149348A3 PCT/IL2008/000750 IL2008000750W WO2008149348A3 WO 2008149348 A3 WO2008149348 A3 WO 2008149348A3 IL 2008000750 W IL2008000750 W IL 2008000750W WO 2008149348 A3 WO2008149348 A3 WO 2008149348A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- caching
- providing caching
- architecture circuit
- method architecture
- present
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0893—Caches characterised by their organisation or structure
- G06F12/0895—Caches characterised by their organisation or structure of parts of caches, e.g. directory or tag array
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
The present invention relates to methods, architectures, circuits and systems for providing caching. According to some embodiments of the present invention, there may be provided a first cache portion adapted to be operated according to a first caching algorithm, a second cache portion adapted to be operated according to a second caching algorithm; and cache control logic adapted to determining whether to insert data requested by a caching client into either the first or the second caching portions based on either a probabilistic insertion policy or based on a predefined sampling pattern.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US94177907P | 2007-06-04 | 2007-06-04 | |
| US60/941,779 | 2007-06-04 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2008149348A2 WO2008149348A2 (en) | 2008-12-11 |
| WO2008149348A3 true WO2008149348A3 (en) | 2010-02-25 |
Family
ID=40094274
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/IL2008/000750 Ceased WO2008149348A2 (en) | 2007-06-04 | 2008-06-03 | Method architecture circuit & system for providing caching |
Country Status (1)
| Country | Link |
|---|---|
| WO (1) | WO2008149348A2 (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8897766B2 (en) | 2013-02-19 | 2014-11-25 | International Business Machines Corporation | System of edge byte caching for cellular networks |
| US10915453B2 (en) * | 2016-12-29 | 2021-02-09 | Intel Corporation | Multi level system memory having different caching structures and memory controller that supports concurrent look-up into the different caching structures |
| US11416405B1 (en) | 2020-02-07 | 2022-08-16 | Marvell Asia Pte Ltd | System and method for mapping memory addresses to locations in set-associative caches |
| US11422935B2 (en) * | 2020-06-26 | 2022-08-23 | Advanced Micro Devices, Inc. | Direct mapping mode for associative cache |
| US11836053B2 (en) | 2021-09-27 | 2023-12-05 | Hewlett Packard Enterprise Development Lp | Resource allocation for synthetic backups |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6349365B1 (en) * | 1999-10-08 | 2002-02-19 | Advanced Micro Devices, Inc. | User-prioritized cache replacement |
| US20060015686A1 (en) * | 2004-07-14 | 2006-01-19 | Silicon Optix Inc. | Cache memory management system and method |
| US20060236020A1 (en) * | 2003-03-11 | 2006-10-19 | Taylor Michael D | Cache memory architecture and associated microprocessor and system controller designs |
-
2008
- 2008-06-03 WO PCT/IL2008/000750 patent/WO2008149348A2/en not_active Ceased
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6349365B1 (en) * | 1999-10-08 | 2002-02-19 | Advanced Micro Devices, Inc. | User-prioritized cache replacement |
| US20060236020A1 (en) * | 2003-03-11 | 2006-10-19 | Taylor Michael D | Cache memory architecture and associated microprocessor and system controller designs |
| US20060015686A1 (en) * | 2004-07-14 | 2006-01-19 | Silicon Optix Inc. | Cache memory management system and method |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2008149348A2 (en) | 2008-12-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2011022079A3 (en) | System and method of caching information | |
| WO2006031414A3 (en) | Resolving cache conflicts | |
| WO2008149348A3 (en) | Method architecture circuit & system for providing caching | |
| GB201307556D0 (en) | Caching adapted for mobile application behavior and network conditions | |
| WO2007058889A8 (en) | Operating system independent data management | |
| WO2005104429A3 (en) | Management and/or discard of stored data | |
| WO2008039379A3 (en) | Automatic field device service adviser | |
| GB2486132A (en) | Instructions for managing a parallel cache hierarchy | |
| WO2009154869A3 (en) | Method and system of using a local hosted cache and cryptographic hash functions to reduce network traffic | |
| WO2010101869A3 (en) | System and method for account level blocking | |
| WO2009091957A3 (en) | Scalable de-duplication mechanism | |
| WO2008039386A3 (en) | Accelerated data transfer using common prior data segments | |
| WO2007133625A3 (en) | Multi-lingual information retrieval | |
| WO2012018556A3 (en) | Mobile application traffic optimization | |
| WO2007083284A3 (en) | System and/or method for channel estimation in communication systems | |
| EP2310945A4 (en) | Systems and methods for tuning an operating system, application, or network component | |
| WO2009073156A3 (en) | Enhanced data exchange and functionality control system and method | |
| WO2008042784A9 (en) | Comparing taxonomies | |
| WO2006055955A3 (en) | Software caching with bounded-error delayed update | |
| WO2007002804A3 (en) | Wide-port context cache apparatus, systems, and methods | |
| WO2008093399A1 (en) | Information processing system and information processing method | |
| WO2008086151A3 (en) | Detecting errors in a travel planning system | |
| WO2009051678A3 (en) | Systems and methods for designing a haul road | |
| IL172591A (en) | System and method of processing radar information | |
| WO2009158183A3 (en) | Apparatus and method for cache utilization |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08763508 Country of ref document: EP Kind code of ref document: A2 |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 08763508 Country of ref document: EP Kind code of ref document: A2 |