[go: up one dir, main page]

WO2008142767A1 - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
WO2008142767A1
WO2008142767A1 PCT/JP2007/060335 JP2007060335W WO2008142767A1 WO 2008142767 A1 WO2008142767 A1 WO 2008142767A1 JP 2007060335 W JP2007060335 W JP 2007060335W WO 2008142767 A1 WO2008142767 A1 WO 2008142767A1
Authority
WO
WIPO (PCT)
Prior art keywords
control
logic
circuit
memory circuit
field
Prior art date
Application number
PCT/JP2007/060335
Other languages
English (en)
French (fr)
Inventor
Yoshifumi Kawamura
Original Assignee
Renesas Technology Corp.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp. filed Critical Renesas Technology Corp.
Priority to PCT/JP2007/060335 priority Critical patent/WO2008142767A1/ja
Priority to JP2009515256A priority patent/JP4852149B2/ja
Priority to US12/600,716 priority patent/US20100153676A1/en
Priority to PCT/JP2008/059350 priority patent/WO2008143285A1/ja
Publication of WO2008142767A1 publication Critical patent/WO2008142767A1/ja

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/17752—Structural details of configuration resources for hot reconfiguration
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/1776—Structural details of configuration resources for memories

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Logic Circuits (AREA)

Abstract

　可変論理機能を実現するためにそれぞれ記憶回路と制御回路を有する複数の機能再構成セルを備え、真理値データを格納する記憶回路の読み出しアドレスを機能再構成セルそれ自体で自律的に制御する。例えば前記制御回路は記憶回路のデータフィールド及び制御フィールドから同期的に読み出された情報を帰還入力し、制御フィールドからの帰還入力情報に基づいて、データフィールドからの帰還入力情報又は別の情報をデータフィールド及び制御フィールドを次に同期的に読み出し制御するためのアドレス情報とする。真理値データを格納する記憶回路の読み出しを機能再構成セルそれ自体で自律的に制御することができるから、可変論理機能を実現するための記憶回路を論理回路と等価な回路として扱うことができる。実現可能な論理構成や論理規模に融通性を得ることができ、小さなチップ占有面積で大きな論理規模にも対応可能な可変論理機能を実現可能になる。
PCT/JP2007/060335 2007-05-21 2007-05-21 半導体装置 WO2008142767A1 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
PCT/JP2007/060335 WO2008142767A1 (ja) 2007-05-21 2007-05-21 半導体装置
JP2009515256A JP4852149B2 (ja) 2007-05-21 2008-05-21 半導体装置
US12/600,716 US20100153676A1 (en) 2007-05-21 2008-05-21 Semiconductor device
PCT/JP2008/059350 WO2008143285A1 (ja) 2007-05-21 2008-05-21 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/060335 WO2008142767A1 (ja) 2007-05-21 2007-05-21 半導体装置

Publications (1)

Publication Number Publication Date
WO2008142767A1 true WO2008142767A1 (ja) 2008-11-27

Family

ID=40031494

Family Applications (2)

Application Number Title Priority Date Filing Date
PCT/JP2007/060335 WO2008142767A1 (ja) 2007-05-21 2007-05-21 半導体装置
PCT/JP2008/059350 WO2008143285A1 (ja) 2007-05-21 2008-05-21 半導体装置

Family Applications After (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/059350 WO2008143285A1 (ja) 2007-05-21 2008-05-21 半導体装置

Country Status (2)

Country Link
US (1) US20100153676A1 (ja)
WO (2) WO2008142767A1 (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011008519A (ja) * 2009-06-25 2011-01-13 Fujitsu Semiconductor Ltd リコンフィグ演算装置を備えるコンピュータシステムおよびリコンフィグ演算装置
CN107423256A (zh) * 2017-03-17 2017-12-01 清华大学 可重构处理器及可重构处理器的时序控制方法

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8214672B2 (en) * 2009-01-07 2012-07-03 Micron Technology, Inc. Method and systems for power consumption management of a pattern-recognition processor
US9501705B2 (en) 2009-12-15 2016-11-22 Micron Technology, Inc. Methods and apparatuses for reducing power consumption in a pattern recognition processor
EP2553815A1 (en) * 2010-04-02 2013-02-06 Tabula, Inc. System and method for reducing reconfiguration power usage
US10741226B2 (en) * 2013-05-28 2020-08-11 Fg Src Llc Multi-processor computer architecture incorporating distributed multi-ported common memory modules
GB2537856A (en) * 2015-04-28 2016-11-02 Nordic Semiconductor Asa Communication between intergrated circuits
US9904586B2 (en) * 2015-10-28 2018-02-27 Intel Corporation Interfacing with block-based storage in a processor
US10541010B2 (en) * 2018-03-19 2020-01-21 Micron Technology, Inc. Memory device with configurable input/output interface
US10635598B2 (en) * 2018-03-30 2020-04-28 Intel Corporation Memory-addressed maps for persistent storage device
KR20220002265A (ko) * 2019-02-16 2022-01-06 고쿠리츠다이가쿠호진 도호쿠다이가쿠 디바이스, 센서 노드, 액세스 콘트롤러, 데이터 전송 방법 및 마이크로 콘트롤러에서의 처리 방법
US10969993B2 (en) * 2019-07-25 2021-04-06 Arm Limited Methods and apparatus for reconfiguring nodes and reissuing data access requests
CN114442736B (zh) * 2020-11-02 2023-09-05 芯启源(上海)半导体科技有限公司 基于动态配置接口的时钟配置器、fpga系统

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000516418A (ja) * 1996-08-21 2000-12-05 ネオ・ラム・リミテッド・ライアビリティー・カンパニー 再構成可能な演算システム
JP2006099305A (ja) * 2004-09-29 2006-04-13 Hitachi Ltd プログラマブルｌｓｉのコンフィグレーション制御方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4984192A (en) * 1988-12-02 1991-01-08 Ultrasystems Defense Inc. Programmable state machines connectable in a reconfiguration switching network for performing real-time data processing
US5267187A (en) * 1990-05-10 1993-11-30 Xilinx Inc Logic structure and circuit for fast carry
US6101143A (en) * 1998-12-23 2000-08-08 Xilinx, Inc. SRAM shutdown circuit for FPGA to conserve power when FPGA is not in use
US7103708B2 (en) * 2002-08-10 2006-09-05 Cisco Technology, Inc. Performing lookup operations using associative memories optionally including modifying a search key in generating a lookup word and possibly forcing a no-hit indication in response to matching a particular entry
US7370310B1 (en) * 2005-08-08 2008-05-06 Xilinx, Inc. Static address mapping
US8239658B2 (en) * 2006-02-21 2012-08-07 Cypress Semiconductor Corporation Internally derived address generation system and method for burst loading of a synchronous memory

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000516418A (ja) * 1996-08-21 2000-12-05 ネオ・ラム・リミテッド・ライアビリティー・カンパニー 再構成可能な演算システム
JP2006099305A (ja) * 2004-09-29 2006-04-13 Hitachi Ltd プログラマブルｌｓｉのコンフィグレーション制御方法

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011008519A (ja) * 2009-06-25 2011-01-13 Fujitsu Semiconductor Ltd リコンフィグ演算装置を備えるコンピュータシステムおよびリコンフィグ演算装置
US9146896B2 (en) 2009-06-25 2015-09-29 Cypress Semiconductor Corporation Computer system including reconfigurable arithmetic device with network of processor elements
US10824423B2 (en) 2009-06-25 2020-11-03 Cypress Semiconductor Corporation Computer system including reconfigurable arithmetic device with network of processor elements
CN107423256A (zh) * 2017-03-17 2017-12-01 清华大学 可重构处理器及可重构处理器的时序控制方法
CN107423256B (zh) * 2017-03-17 2019-03-01 清华大学 可重构处理器及可重构处理器的时序控制方法
US10311017B2 (en) 2017-03-17 2019-06-04 Tsinghua University Reconfigurable processor and timing control method thereof

Also Published As

Publication number Publication date
WO2008143285A1 (ja) 2008-11-27
US20100153676A1 (en) 2010-06-17

Similar Documents

Publication Publication Date Title
WO2008142767A1 (ja) 半導体装置
TW200721190A (en) Semiconductor device
WO2014080872A3 (ja) 再構成可能な半導体装置の論理構成方法
WO2010080342A3 (en) Pseudo dual-ported sram
WO2018022382A3 (en) Variable page size architecture
TW200707457A (en) Integrated circuit memory array configuration including decoding compatibility with partial implementation of multiple memory layers
JP2013243657A5 (ja)
WO2009097681A8 (en) Flexible memory operations in nand flash devices
US9135982B2 (en) Techniques for accessing a dynamic random access memory array
WO2009044904A3 (en) Semiconductor memory device
TW200725636A (en) Self-identifying stacked die semiconductor components
WO2008042186A3 (en) Information processing using binary gates structured by code-selected pass transistors
WO2005081799A3 (en) Upgradeable and reconfigurable programmable logic device
TW200703357A (en) Data input and data output control device and method
WO2006116044A3 (en) Array of data processing elements with variable precision interconnect
TW200707459A (en) Identical chips with different operations in a system
TW200634843A (en) Page buffer circuit of flash memory device
WO2003046922A3 (de) Halbleiteranordnung mit transistoren auf basis organischer halbleiter und nichtflüchtiger schreib-lese-speicherzellen
GB2571218A (en) Memory cell structure
WO2008036589A3 (en) Randomizing current consumption in memory devices
WO2008149415A1 (ja) パケットスイッチ装置
US8934317B2 (en) Semiconductor memory devices having internal clock signals and memory systems including such memory devices
WO2015017253A3 (en) Mask-programmed read only memory with enhanced security
US8154946B2 (en) Data storage device
ATE438895T1 (de) Auf dem speicher basierender kreuzvergleich für kreuzsicherungssysteme

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07743769

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07743769

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP