[go: up one dir, main page]

WO2008067098A3 - Applications de tranches polycristallines - Google Patents

Applications de tranches polycristallines Download PDF

Info

Publication number
WO2008067098A3
WO2008067098A3 PCT/US2007/082904 US2007082904W WO2008067098A3 WO 2008067098 A3 WO2008067098 A3 WO 2008067098A3 US 2007082904 W US2007082904 W US 2007082904W WO 2008067098 A3 WO2008067098 A3 WO 2008067098A3
Authority
WO
WIPO (PCT)
Prior art keywords
wafer
applications
polycrystalline wafers
polycrystalline
wafers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2007/082904
Other languages
English (en)
Other versions
WO2008067098A2 (fr
Inventor
Michael Goldstein
Irwin Yablok
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to CN2007800438160A priority Critical patent/CN102067311A/zh
Priority to KR1020097010724A priority patent/KR101225822B1/ko
Priority to DE112007002906T priority patent/DE112007002906T5/de
Publication of WO2008067098A2 publication Critical patent/WO2008067098A2/fr
Anticipated expiration legal-status Critical
Publication of WO2008067098A3 publication Critical patent/WO2008067098A3/fr
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/185Joining of semiconductor bodies for junction formation
    • H01L21/187Joining of semiconductor bodies for junction formation by direct bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0135Manufacturing their gate conductors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Recrystallisation Techniques (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Abstract

Une tranche de silicium polycristallin est utilisée dans des applications diverses, y compris comme tranche de manipulation, tranche d'essai, tranche factice, ou comme substrat de puce collé. L'utilisation de matériaux polycristallins au lieu de matériaux monocristallins peut réduire les coûts.
PCT/US2007/082904 2006-11-27 2007-10-29 Applications de tranches polycristallines Ceased WO2008067098A2 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN2007800438160A CN102067311A (zh) 2006-11-27 2007-10-29 多晶晶片的应用
KR1020097010724A KR101225822B1 (ko) 2006-11-27 2007-10-29 다결정 웨이퍼들의 응용들
DE112007002906T DE112007002906T5 (de) 2006-11-27 2007-10-29 Anwendungen polykristalliner Wafer

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/563,626 2006-11-27
US11/563,626 US20080122042A1 (en) 2006-11-27 2006-11-27 Applications of polycrystalline wafers

Publications (2)

Publication Number Publication Date
WO2008067098A2 WO2008067098A2 (fr) 2008-06-05
WO2008067098A3 true WO2008067098A3 (fr) 2011-06-16

Family

ID=39471659

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2007/082904 Ceased WO2008067098A2 (fr) 2006-11-27 2007-10-29 Applications de tranches polycristallines

Country Status (6)

Country Link
US (1) US20080122042A1 (fr)
KR (1) KR101225822B1 (fr)
CN (1) CN102067311A (fr)
DE (1) DE112007002906T5 (fr)
TW (1) TW200847346A (fr)
WO (1) WO2008067098A2 (fr)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101755075A (zh) * 2007-07-20 2010-06-23 Bp北美公司 从籽晶制造浇铸硅的方法和装置
JP5279828B2 (ja) * 2008-07-10 2013-09-04 Jx日鉱日石金属株式会社 ハイブリッドシリコンウエハ及びその製造方法
US8659022B2 (en) * 2009-11-06 2014-02-25 Jx Nippon Mining & Metals Corporation Hybrid silicon wafer
WO2011055673A1 (fr) * 2009-11-06 2011-05-12 Jx日鉱日石金属株式会社 Tranche de silicium hybride
JPWO2011161975A1 (ja) * 2010-06-25 2013-08-19 Dowaエレクトロニクス株式会社 エピタキシャル成長基板及び半導体装置、エピタキシャル成長方法
US8647747B2 (en) 2010-07-08 2014-02-11 Jx Nippon Mining & Metals Corporation Hybrid silicon wafer and method of producing the same
US8252422B2 (en) 2010-07-08 2012-08-28 Jx Nippon Mining & Metals Corporation Hybrid silicon wafer and method of producing the same
JP5606189B2 (ja) * 2010-07-08 2014-10-15 Jx日鉱日石金属株式会社 ハイブリッドシリコンウエハ及びその製造方法
JP5512426B2 (ja) * 2010-07-08 2014-06-04 Jx日鉱日石金属株式会社 ハイブリッドシリコンウエハ及びその製造方法
WO2022205469A1 (fr) * 2021-04-02 2022-10-06 Innoscience (Suzhou) Technology Co., Ltd. Tranches de semi-conducteur au nitrure iii

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5091330A (en) * 1990-12-28 1992-02-25 Motorola, Inc. Method of fabricating a dielectric isolated area
JPH0964051A (ja) * 1995-08-23 1997-03-07 Shin Etsu Handotai Co Ltd シリコンウエーハ及びその製造方法
KR20020026670A (ko) * 2000-10-02 2002-04-12 윤종용 일괄 식각 장치에서 더미 웨이퍼를 사용한 금속배선 형성방법
US6388290B1 (en) * 1998-06-10 2002-05-14 Agere Systems Guardian Corp. Single crystal silicon on polycrystalline silicon integrated circuits
US20060097266A1 (en) * 2002-07-11 2006-05-11 Mitsui Engineering & Shipbuilding Co., Ltd Large-diameter sic wafer and manufacturing method thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3968695B2 (ja) * 1999-12-27 2007-08-29 信越半導体株式会社 ウェーハ外周部の加工能力評価方法
US7098047B2 (en) * 2003-11-19 2006-08-29 Intel Corporation Wafer reuse techniques

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5091330A (en) * 1990-12-28 1992-02-25 Motorola, Inc. Method of fabricating a dielectric isolated area
JPH0964051A (ja) * 1995-08-23 1997-03-07 Shin Etsu Handotai Co Ltd シリコンウエーハ及びその製造方法
US6388290B1 (en) * 1998-06-10 2002-05-14 Agere Systems Guardian Corp. Single crystal silicon on polycrystalline silicon integrated circuits
KR20020026670A (ko) * 2000-10-02 2002-04-12 윤종용 일괄 식각 장치에서 더미 웨이퍼를 사용한 금속배선 형성방법
US20060097266A1 (en) * 2002-07-11 2006-05-11 Mitsui Engineering & Shipbuilding Co., Ltd Large-diameter sic wafer and manufacturing method thereof

Also Published As

Publication number Publication date
WO2008067098A2 (fr) 2008-06-05
KR101225822B1 (ko) 2013-01-23
KR20090084892A (ko) 2009-08-05
DE112007002906T5 (de) 2009-09-24
TW200847346A (en) 2008-12-01
US20080122042A1 (en) 2008-05-29
CN102067311A (zh) 2011-05-18

Similar Documents

Publication Publication Date Title
WO2008067098A3 (fr) Applications de tranches polycristallines
TWI371782B (en) Nitride crystal, nitride crystal substrate, epilayer-containing nitride crystal substrate, semiconductor device and method of manufacturing the same
TWI347985B (en) Silicon single crystal wafer for igbt and method for manufacturing silicon single crystal wafer for igbt
WO2010138267A3 (fr) Dispositif à semi-conducteur mince à support de puces incorporé et ses procédés de fabrication
EP1785512A4 (fr) Plaquette cristalline simple en carbure de silicium et procede de fabrication de celle-ci
EP2230332A4 (fr) Lingot monocristallin de carbure de silicium ainsi que substrat et galette épitaxiale obtenus à partir du lingot monocristallin de carbure de silicium
EP1693896B8 (fr) Dispositif a semi-conducteur comprenant du carbure de silicium et son procede de fabrication
EP2394787A4 (fr) Substrat de monocristaux de carbure de silicium et son procédé de fabrication
GB0611229D0 (en) Semiconductor device having SiC substrate and method for manufacturing the same
WO2006099171A3 (fr) Nouveaux composes, modeles et nouvelles structures a semi-conducteur a base de gesisn
TWI370856B (en) Gaas semiconductor substrate and fabrication method thereof
SG149062A1 (en) Dicing die-bonding film
EP2458622A3 (fr) Compositions et procédés pour texturer des tranches de silicium
TWI316268B (en) Method of manufacturing an epitaxial semiconductor substrate and method of manufacturing a semiconductor device
WO2008150726A3 (fr) Procédé pour intégrer des dispositifs de nanotubes dans des cmos pour des applications soc analogiques/hf
TW200721366A (en) Body for keeping a wafer, method of manufacturing the same and device using the same
WO2009131363A3 (fr) Film adhésif et procédé d'amincissement de plaquette utilisant ledit film
EP2024995A4 (fr) Formation de substrats de soi améliorés à l'aide de tranches de semi-conducteur massif
EP2271794A4 (fr) Croissance épitaxiale sur des substrats de carbure de silicium à décalage de faible degré par rapport à l'axe et dispositifs à semi-conducteur obtenus par cette croissance
WO2008133104A1 (fr) Feuille adhésive sensible à la pression pour découpage en dés au laser sous jet d'eau
WO2006112995A3 (fr) Structures de semi-conducteur sur isolant a base de verre et leurs procedes de production
TW200707538A (en) Semiconductor device and method of manufacturing the same
WO2009063793A1 (fr) Ruban adhésif utilisable pour le traitement d'une plaquette semi-conductrice
WO2007133935A3 (fr) Procédé et matériaux pour réguler le profil de dopage dans un matériau pour substrat de circuit intégré
GB2424516B (en) Protecting thin semiconductor wafers during back-grinding in high-volume production

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200780043816.0

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 1020097010724

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 1120070029064

Country of ref document: DE

RET De translation (de og part 6b)

Ref document number: 112007002906

Country of ref document: DE

Date of ref document: 20090924

Kind code of ref document: P

122 Ep: pct application non-entry in european phase

Ref document number: 07863627

Country of ref document: EP

Kind code of ref document: A2