[go: up one dir, main page]

WO2003009658A1 - Method for singulating flexible circuit - Google Patents

Method for singulating flexible circuit Download PDF

Info

Publication number
WO2003009658A1
WO2003009658A1 PCT/TR2001/000030 TR0100030W WO03009658A1 WO 2003009658 A1 WO2003009658 A1 WO 2003009658A1 TR 0100030 W TR0100030 W TR 0100030W WO 03009658 A1 WO03009658 A1 WO 03009658A1
Authority
WO
WIPO (PCT)
Prior art keywords
flexible circuit
conductor
singulating
base material
edges
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/TR2001/000030
Other languages
French (fr)
Inventor
Bülent TASKELI
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Aselsan Elektronik Sanayi ve Ticaret AS
Original Assignee
Aselsan Elektronik Sanayi ve Ticaret AS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Aselsan Elektronik Sanayi ve Ticaret AS filed Critical Aselsan Elektronik Sanayi ve Ticaret AS
Priority to PCT/TR2001/000030 priority Critical patent/WO2003009658A1/en
Publication of WO2003009658A1 publication Critical patent/WO2003009658A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0044Mechanical working of the substrate, e.g. drilling or punching
    • H05K3/0052Depaneling, i.e. dividing a panel into circuit boards; Working of the edges of circuit boards
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0393Flexible materials
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09009Substrate related
    • H05K2201/09081Tongue or tail integrated in planar structure, e.g. obtained by cutting from the planar structure
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09654Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09781Dummy conductors, i.e. not used for normal transport of current; Dummy electrodes of components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/02Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
    • H05K2203/0264Peeling insulating layer, e.g. foil, or separating mask
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0017Etching of the substrate by chemical or physical means
    • H05K3/0023Etching of the substrate by chemical or physical means by exposure and development of a photosensitive insulating layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/28Applying non-metallic protective coatings

Definitions

  • the present invention relates to a method of singulating flexible circuits.
  • Singulating of flexible circuits is always a problem for PCB manufactures.
  • the main methods are vector based cutting and punching methods.
  • Vector based cutting methods such as routers, lasers and water-jet cutters are all need to a computer program.
  • a main advantage of those methods is that a number of panels can be cut at a time. They also do not need for special tooling to wait. But, edge quality may suffer in most cases and special scaling or re- offsetting should be performed to compensate the material shrinkage. Despite these efforts, results may not be always satisfactory.
  • Punching methods are the reversing the vector based cutting methods. They are relatively expensive and preparation time can be very long. Depending on the type of die, they may need to resharpen again. But they create perfectly clean edges and registration is relatively better.
  • an object of this present invention is to provide a singulating method capable of separating the flexible circuit from the panel without using soft and hard tooling requirements.
  • Another object of the present invention is to provide a singulating method, wherein the edges of the separated flexible circuit are perfect.
  • FIG. 1 is a top view of copper pattern in accordance with the present invention.
  • FIG. 2 is a cross-sectional view of panel before singulating flexible circuit in accordance with the present invention.
  • FIG. 3 is a cross- sectional view of panel after singulating flexible circuit in accordance with the present invention.
  • Singulation method is based on the mechanical resistance difference between conductor layer (1), insulating material (2) and the base material (3) patterns.
  • Both sides 1 oz. conductor layer (1) e.g. copper clad, 1-2 mils thick polimide film as base material (3) and photoimageable 1-3 mils thick dry-film coverlay are used as insulating material (2) in the present invention.
  • Liquid photoimageable coverlay may also be used as insulating material.
  • edges of the flexible circuit (4) are drawn with 40 mils thick copper peel band (5) and expanded 21 mils outside, leaving 1 mil gap between sidewalls of the copper peel band (5) and final cutting edge of the flexible circuit (4).
  • any corner may be chosen as the start point pattern (6).
  • the comer where the start and end sides are perpendicular to each other is the best one.
  • Start point pattern (6) is separated from the panel by means of 3 row-holes during drilling operation. Diameters of the holes (8) may be approximately 40 mils. Preferably closest one used in flexible circuit (4). This makes the start point pattern (6) lifting easy.
  • Coverlay patterns should be 4 mils larger than the original pattern. This corresponds to 44 mil. wide coverlay peel band area. Result is 2 mils gap between coverlay pattern and master copper peel band pattern. The center of the 2 mils gap area is exactly the final cutting edge of the flexible circuit.
  • copper peel band area may also covered with coverlays. But, care must be taken not to cover the 2 mil gap area with coverlays.
  • the method for singulating flexible circuit according to the present invention is relatively best in advantages and disadvantages compared to the other methods.
  • Unique disadvantage is in compatibility with high volume production speed.
  • the method according to the present invention can not compete with punching methods due to speed. But in most cases, depending on the flexible circuitry shape, it can compete with vector based cutting methods.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Structure Of Printed Boards (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Abstract

Singulation method according to the present invention is based on the mechanical resistance difference between conductor layer (1), insulating material (2) and the base material (3) patterns. The conductor peel band (5) is created along the edges of the flexible circuit (4) on both side of base material. Flexible circuit (4) is separated from the panel by lifting the start point (6) and pulling the conductor peel band (5) till the end along the edges of the circuit (4).

Description

METHOD FOR SINGTJ ATING FLEXIBLE CIRCUIT
TECHNICAL FIELD
The present invention relates to a method of singulating flexible circuits.
BACKGROUND OF THE INVENTION
Singulating of flexible circuits is always a problem for PCB manufactures. There are several methods for singulating flexible circuit. The main methods are vector based cutting and punching methods.
Vector based cutting methods such as routers, lasers and water-jet cutters are all need to a computer program. A main advantage of those methods is that a number of panels can be cut at a time. They also do not need for special tooling to wait. But, edge quality may suffer in most cases and special scaling or re- offsetting should be performed to compensate the material shrinkage. Despite these efforts, results may not be always satisfactory.
Punching methods are the reversing the vector based cutting methods. They are relatively expensive and preparation time can be very long. Depending on the type of die, they may need to resharpen again. But they create perfectly clean edges and registration is relatively better.
In the view of the problems in the prior art described above, an object of this present invention is to provide a singulating method capable of separating the flexible circuit from the panel without using soft and hard tooling requirements.
Another object of the present invention is to provide a singulating method, wherein the edges of the separated flexible circuit are perfect. BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a top view of copper pattern in accordance with the present invention.
FIG. 2 is a cross-sectional view of panel before singulating flexible circuit in accordance with the present invention.
FIG. 3 is a cross- sectional view of panel after singulating flexible circuit in accordance with the present invention.
The present invention shall be generally described with reference to FIGS. 1-3. With the description as provided below, it should be readily apparent to one skilled in the art that the various processes and structures described with references to the Figures may be used in various combination and configurations. Further, it should be apparent that the scaling in the Figures does not represent precise dimensions of the various elements illustrated therein.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Singulation method according to the present invention is based on the mechanical resistance difference between conductor layer (1), insulating material (2) and the base material (3) patterns.
Both sides 1 oz. conductor layer (1), e.g. copper clad, 1-2 mils thick polimide film as base material (3) and photoimageable 1-3 mils thick dry-film coverlay are used as insulating material (2) in the present invention. Liquid photoimageable coverlay may also be used as insulating material.
During the pre-production CAM work, edges of the flexible circuit (4) are drawn with 40 mils thick copper peel band (5) and expanded 21 mils outside, leaving 1 mil gap between sidewalls of the copper peel band (5) and final cutting edge of the flexible circuit (4).
In order to ease the start point lifting, special copper pattern (6) is put as shown on Figure 1. This start point pattern (6) is connected to copper peel band (5) and helps to start peeling action. To be comfortable, it should be large enough to hold and lift with fingers.
Any corner may be chosen as the start point pattern (6). Preferably, the comer where the start and end sides are perpendicular to each other is the best one. There should be approximately 4 mils of gap (7) "between start and end points lines to mark the correct path while peeling.
Start point pattern (6) is separated from the panel by means of 3 row-holes during drilling operation. Diameters of the holes (8) may be approximately 40 mils. Preferably closest one used in flexible circuit (4). This makes the start point pattern (6) lifting easy.
Complete pattern including start point (6) and copper peel band (5) pattern then copied to the copper pattern layers of flexible circuit (4). Before this, any residual items should be removed.
Same pattern is applied to the coverlays (2) on both sides with one exception. Coverlay patterns should be 4 mils larger than the original pattern. This corresponds to 44 mil. wide coverlay peel band area. Result is 2 mils gap between coverlay pattern and master copper peel band pattern. The center of the 2 mils gap area is exactly the final cutting edge of the flexible circuit.
At the end of the production, the copper peel band (5), along the edges of the flexible circuit (4) is easily created. Both sides of the band are free of coverlay
(2). At the sidewalls of the copper peel band (5), there is 2 mils wide copperless base polimide film (3) area with no coverlay (2) on both sides. Thickness of this area is same with the base polimide film thickness. This area is mechanically less resistant relative to both copper peel band (5) and circuit pattern (4).
Almost all kind of plating options are convenient for the method according to the present invention. But, care must be taken if HASL process is to be applied. HASL is very harsh process for flexible circuits. Due to flexibility of the panel, it is not easy to centralise the panel between air knives. Therefore, uniform solder deposition is almost impossible everywhere on the panel. During the method of present invention, thick solder areas on the copper peel band, may often inhibit continuous peeling action and may cause to break. "
To prevent this problem, copper peel band area may also covered with coverlays. But, care must be taken not to cover the 2 mil gap area with coverlays.
Several advantages may also be provided by the present invention. For example, perfect flexible circuit edges and +/- 25 microns dimension tolerances thereof, is available through the use of the present invention. Moreover, no soft or hard tooling is required and very simple to apply and cut compared to other operations. Moreover, the method according to present invention is specially ideal for edge connector applications. Since the distance of the edge connector pattern and the edge of the circuit pattern is defined by the same pattern generation method, there is absolutely no alignment risk.
The method for singulating flexible circuit according to the present invention is relatively best in advantages and disadvantages compared to the other methods. Unique disadvantage is in compatibility with high volume production speed. The method according to the present invention can not compete with punching methods due to speed. But in most cases, depending on the flexible circuitry shape, it can compete with vector based cutting methods. Although the invention is illustrated and described with reference to all the specific features described in connection with the preferred embodiments, it is to be understood that changes to certain features which do not alter the overall function and concept of the invention may be made without departing from the spirit and scope of the invention, as defined in the claims.

Claims

1. A method of singulating flexible circuit board comprising the steps of:
(a) coating an insulating layer therein after the conductor layer on the base material is imaged and etched to form circuit patterns wherein an uncoated conductor peel band is created along the edges of the circuit on both side of base material;
(b) forming a start point pattern wherein it is connected to copper peel band and helps to start pulling action;
(c) separating start point pattern from the panel by means of row-holes during drilling operation;
(d) singulating the flexible circuit by lifting the start point, and pulling the conductor peel band till the end along the edges of the circuit.
2. The method of claim 1, wherein a gap is formed between the start and end point lines to mark the correct path while pulling the conductor peel band.
3. The method of claim 1, wherein the insulating layer is photoimageable coverlay material.
4. The method of claim 1 , wherein the base material is polimide film.
5. The method of claim 1 , wherein the conductor layers are copper layers.
PCT/TR2001/000030 2001-07-16 2001-07-16 Method for singulating flexible circuit Ceased WO2003009658A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/TR2001/000030 WO2003009658A1 (en) 2001-07-16 2001-07-16 Method for singulating flexible circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/TR2001/000030 WO2003009658A1 (en) 2001-07-16 2001-07-16 Method for singulating flexible circuit

Publications (1)

Publication Number Publication Date
WO2003009658A1 true WO2003009658A1 (en) 2003-01-30

Family

ID=21619327

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/TR2001/000030 Ceased WO2003009658A1 (en) 2001-07-16 2001-07-16 Method for singulating flexible circuit

Country Status (1)

Country Link
WO (1) WO2003009658A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10420215B2 (en) 2012-06-29 2019-09-17 3M Innovative Properties Company Flexible printed circuit and a method of fabricating a flexible printed circuit

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1523291A (en) * 1974-08-30 1978-08-31 Reinshagen Kabelwerk Gmbh Trunking cable
US4302268A (en) * 1979-06-26 1981-11-24 Hitachi Chemical Company, Ltd. Process for preparing flexible printed-circuit board
DE3108289A1 (en) * 1981-03-05 1982-09-30 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Method for producing the contour of flexible printed circuits
US5640763A (en) * 1995-06-06 1997-06-24 Pulse Engineering, Inc. Method for depanelizing electrical circuitry

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1523291A (en) * 1974-08-30 1978-08-31 Reinshagen Kabelwerk Gmbh Trunking cable
US4302268A (en) * 1979-06-26 1981-11-24 Hitachi Chemical Company, Ltd. Process for preparing flexible printed-circuit board
DE3108289A1 (en) * 1981-03-05 1982-09-30 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Method for producing the contour of flexible printed circuits
US5640763A (en) * 1995-06-06 1997-06-24 Pulse Engineering, Inc. Method for depanelizing electrical circuitry

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10420215B2 (en) 2012-06-29 2019-09-17 3M Innovative Properties Company Flexible printed circuit and a method of fabricating a flexible printed circuit

Similar Documents

Publication Publication Date Title
US4312897A (en) Buried resist technique for the fabrication of printed wiring
GB2307446A (en) Solder paste deposition
CN108124386A (en) Wiring board and its production method, graph transfer method
JPH07176862A (en) Manufacture of printed wiring board
US6687984B1 (en) Method for manufacturing flexible multilayer circuit board
CN116744563A (en) A kind of circuit board and its manufacturing method
WO2003009658A1 (en) Method for singulating flexible circuit
GB1577713A (en) Printed circuit boards
JP3750140B2 (en) Wiring board manufacturing method
GB2249219A (en) Manufacturing single sided printed wiring boards
JPH11121900A (en) Circuit board manufacturing method
JP2003152309A (en) Method of manufacturing double-sided flexible circuit board
JPH07254770A (en) Method for manufacturing flexible printed wiring board
JPH08125296A (en) Double-sided flexible printed wiring board and formation of connection part thereof
JP2003017852A (en) Rigid flex printed wiring board and manufacturing method thereof
JPH03245593A (en) Manufacture of printed wiring board
JP4252227B2 (en) Manufacturing method of double-sided flexible circuit board
JPH05175636A (en) Manufacture of flexible printed wiring board
JP3958639B2 (en) Flexible circuit board and manufacturing method thereof
JPH04268783A (en) Composite circuit board
JP3090906B2 (en) Manufacturing method of annular printed coil
JPH0435086A (en) Cutting method for end face through-hole substrate
JPH1065298A (en) End surface through-hole wiring board
KR100259081B1 (en) Multilayer metal line substrate and method for fabricating the same
JPH0357291A (en) Flexible circuit board and manufacture thereof

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP