WO2002017381A2 - Method for preventing damage to wafers in a sequential multiple steps polishing process - Google Patents
Method for preventing damage to wafers in a sequential multiple steps polishing process Download PDFInfo
- Publication number
- WO2002017381A2 WO2002017381A2 PCT/EP2001/009648 EP0109648W WO0217381A2 WO 2002017381 A2 WO2002017381 A2 WO 2002017381A2 EP 0109648 W EP0109648 W EP 0109648W WO 0217381 A2 WO0217381 A2 WO 0217381A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- polishing
- wafer
- endpoint
- platen
- pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B24—GRINDING; POLISHING
- B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
- B24B37/00—Lapping machines or devices; Accessories
- B24B37/04—Lapping machines or devices; Accessories designed for working plane surfaces
- B24B37/042—Lapping machines or devices; Accessories designed for working plane surfaces operating processes therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B24—GRINDING; POLISHING
- B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
- B24B49/00—Measuring or gauging equipment for controlling the feed movement of the grinding tool or work; Arrangements of indicating or measuring equipment, e.g. for indicating the start of the grinding operation
- B24B49/02—Measuring or gauging equipment for controlling the feed movement of the grinding tool or work; Arrangements of indicating or measuring equipment, e.g. for indicating the start of the grinding operation according to the instantaneous size and required size of the workpiece acted upon, the measuring or gauging being continuous or intermittent
- B24B49/03—Measuring or gauging equipment for controlling the feed movement of the grinding tool or work; Arrangements of indicating or measuring equipment, e.g. for indicating the start of the grinding operation according to the instantaneous size and required size of the workpiece acted upon, the measuring or gauging being continuous or intermittent according to the final size of the previously ground workpiece
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B24—GRINDING; POLISHING
- B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
- B24B49/00—Measuring or gauging equipment for controlling the feed movement of the grinding tool or work; Arrangements of indicating or measuring equipment, e.g. for indicating the start of the grinding operation
- B24B49/12—Measuring or gauging equipment for controlling the feed movement of the grinding tool or work; Arrangements of indicating or measuring equipment, e.g. for indicating the start of the grinding operation involving optical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
Definitions
- the present invention relates generally to semiconductor devices and their fabrication and, more particularly, to a method for preventing damage to wafers in a polishing process.
- the semiconductor industry fabricates large numbers of devices for use in many products available to consumers. These devices include microprocessors that are fabricated on a semiconductor substrate material.
- the substrate material is most often composed of silicon that is produced in thin sections, commonly called wafers. Narious electronic circuitry components are fabricated upon such wafers, with the wafers subdivided into dies or chips, each containing many circuitry components.
- the wafers may require processing to provide a planar surface on which to locate the electronic circuitry components of the semiconductor device. Such processing must provide a high degree of control in generating the substrate planar surface desired without damaging the wafer surface. Narious polishing methods are employed to obtain a planar substrate surface.
- Chemical mechanical planarization (CMP) is one method that is used widely in the industry for wafer processing.
- CMP is performed on a polishing device that has one or multiple platens for holding polishing pads and multiple heads for holding wafers.
- the polishing pads contain a particulate slurry that polishes a wafer held against the pad by a polishing head as the platen and pad rotate.
- a multiple platen CMP device with multiple polishing heads such as a device available from Applied Materials Mirra (Santa Clara, CA., USA)
- that particular wafer's entire polishing sequence is performed on the same polishing head. However, that head is rotated to different polishing platens.
- the first portion of the polishing sequence is performed on one platen ("Platen- 1 ").
- the head and wafer move to a second polishing platen ("Platen-2") for the second portion of the polishing sequence.
- a second polishing head holding a second wafer performs the first portion of the polishing sequence on Platen- 1.
- the heads change platens again so that Head-1 moves to Platen-3, Head- 2 moves to Platen-2 and Head-3 moves to Platen- 1.
- polishing oxide film removal
- Platen-3 is used for a post-CMP buffing operation ("buff) to remove chemical residue.
- the CMP operation is controlled and the endpoint of polishing is detected using optical lasers and optical radiation detectors located in the polishing platens.
- Transparent windows are embedded into the platen surface for radiation transmission.
- the polishing pad of each platen has a matching embedded pad of a material that allows transmission of the laser radiation ("windowed pad").
- the windowed pad is aligned on the platen so that the radiation may be transmitted through the platen- window and through the pad window.
- the aligned platen- window and pad-window are referred to collectively as the "endpoint window.”
- the endpoint window encounters the wafer once per rotation, allowing radiation to pass through the window and be reflected from the wafer back through the window to the detector.
- the intensity of the radiation at the detector displays a periodicity as the film is removed from the surface.
- a plot of the reflected light intensity versus polishing time yields an interferometery curve that may be used for polishing endpoint detection.
- the curve is referred to as an "endpoint trace".
- the signature of the endpoint trace is characteristic of the film thickness and the polishing rate. From knowledge of relationships between the trace signature, polishing rate and film thickness to be provided, the polishing "endpoint" can be determined at or near a particular node in the trace.
- the endpoint traces from each of the polishing platens visited by a single wafer during processing may be electronically stitched together into a virtual single trace for the wafer. If a buffing step is performed on Platen-3, as described above, then only endpoint traces from Platens- 1 and 2 are collected and stitched. In a two step polishing sequence, the polishing time for a wafer is divided into roughly equal portions, with approximately half the total polishing time performed on platen- 1 and approximately half the total polishing time performed on Platen-2. This division is achieved by either of the following strategies.
- polishing time on Platen- 1 is fixed at approximately half of the expected polishing time, based on knowledge of the polishing rate and film thickness to be removed. Polishing time on Platen-2 is then determined by optical endpoint analysis.
- the endpoint trace is collected from both Platen- 1 and Platen-2 and both are stitched together into one virtual trace.
- the trace is used to trigger the polishing endpoint on both polishing platens.
- Polishing time on the first platen is determined by detection of a particular feature in the trace that is determined to be approximately halfway through the polishing time, based on knowledge of relationships between endpoint trace and thickness removed. Polishing time on Platen-2 is again determined by optical endpoint analysis.
- the head When the portion of the polishing sequence for a particular platen is complete, the head is lifted from the platen and the wafer is held by vacuum to the head, suspended above the polishing pad until the sequences are completed for all of the other stations of the device. For example, when the polishing endpoint is reached for a wafer on Platen-2, the head lifts the wafer from the platen and holds the wafer above the platen until the polishing sequences for the other heads are also complete. When all heads have satisfied their part of the polishing sequence and all wafers are lifted from the platens, the heads are all rotated to the next station in the polishing sequence. While the wafers are held suspended above the polishing platens, some slurry residue may be present on the wafer surface.
- the present invention is directed to a method and system for addressing the above and other needs in connection with preventing damage to wafers in a sequential multiple steps polishing process by preventing the polishing slurry from drying on a wafer surface between polishing steps.
- the present invention is exemplified in a number of implementations and applications, some of which are summarized below.
- a method for preventing drying of residue on a wafer surface in a sequential multiple steps polishing operation includes detecting a polishing endpoint for a first wafer polished in a second polishing operation following a first polishing operation of the first wafer. Endpoint detection terminates polishing of a second wafer in the first polishing operation and then the first wafer in the second polishing operation is overpolished. After a predetermined time period, overpolishing of the first wafer in the second polishing operation terminates. Finally each of the wafers are moved to a subsequent wafer processing operation, which can include a buffing operation, an additional polishing operation or simply continues on the wafer processing line.
- the first wafer is polished and moved to the second polishing location before both wafers are polished simultaneously in each of two polishing locations.
- the polishing operation at the first location is terminated as a function of the time when the endpoint is reached in the first wafer being polished in the second location.
- a method for extending wafer polishing pad useful life in a multiple polishing pad device includes providing at least a first and second polishing pad and polishing a second wafer with the first polishing pad and polishing a first wafer with the second polishing pad.
- the polishing of the second wafer with the first polishing pad is then terminated upon detecting a polishing endpoint for the first wafer.
- the first wafer is then overpolished with the second polishing pad and then the overpolishing operation is terminated.
- Each of the wafers is then
- Fig. 1 is an example of a two platen polishing system, including two heads and two polishing pads, in accordance with one embodiment of the invention
- Fig. 2 is a flowchart of the manner in which the polishing pads are controlled to prevent drying of a residue on wafers and to conversely extend the life of the polishing pads on the polishing device;
- Fig. 3 A is a summary table for processing a batch of 24 wafers utilizing the single platen endpoint mode and a fixed polishing time for the initial polishing operation;
- Fig. 3B is a summary table for processing a batch of 24 wafers in accordance with an example embodiment of the present invention. While the invention is amenable to various modifications and alternative forms, specifics thereof have been shown by way of example in the drawings and will be described in detail. It should be understood, however, that the intention is not necessarily to limit the invention to the particular embodiments described. On the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
- the present invention is generally directed to a method and system for preventing drying of residue on a wafer surface in a polishing operation.
- the invention is also suited for extending the useful life of multiple polishing pads that are simultaneously used for polishing multiple wafers. While the present invention is not necessarily limited to a wafer processing application the invention will be better appreciated using a discussion of exemplary embodiments in such a specific context.
- a method of preventing the drying of residue on a wafer surface and increasing wafer throughput on a multiple stage polishing device is described herein.
- the polishing endpoint detection program is altered to prevent idle time for the head and wafer located at Platen-2 after the polishing step on that platen is complete.
- the polishing endpoint is detected on Platen- 2, such as by analysis of an endpoint interferometry curve, this simultaneously triggers events on Platen-1 and Platen-2. Polishing of a wafer on Platen-1 is terminated and a short duration overpolishing step on Platen-2 is triggered.
- Overpolishing after detection of the polishing endpoint compensates for within-wafer polishing rate non-uniformity.
- the overpolishing duration allows sufficient time for the head and wafer at Platen-1 to retract from the polishing pad. In this manner, the wafers are not suspended over Platen-2 during an idle time while waiting for completion of the fixed polishing time on Platen-1. Thus, slurry drying on the wafer surface due to idle time before the buffing step is minimized which in turn reduces deleterious scratching of the wafer on the buffing Platen-3.
- the polishing time on Platen-1 is simply fixed to approximately half of the expected total polishing time based upon knowledge of the polishing rate and amount of film to be removed from each wafer.
- Fig. 1 illustrates a polishing system 100 arranged in accordance with one embodiment of the invention.
- system 100 includes two polishing pads 102 A and 104 A, disposed on separate platens, 102B and 104B, having a polishing slurry 106 disposed thereon.
- polishing heads 108 and 112 Above each of the pads is located polishing heads 108 and 112 that are holding a pair of wafers 110 and 114 that are to be polished.
- Platen 104B and pad 104 A are aligned and have an embedded endpoint window 116 that is optically coupled to a device 118.
- Device 118 communicates with a computer arrangement 124 that is coupled to both polishing heads 108 and 112 and that controls their movement up and down towards the polishing pads.
- an optional endpoint window 122 and corresponding device 124 is provided in order to more accurately detect an endpoint in polishing the first wafer of a batch. Once the endpoint is detected at the first wafer 114 at head 112, this information is communicated via device 118 to computer 120 to signal head 108 to pull wafer 110 from polishing pad 102A.
- a flowchart 200 illustrates an example of the flow of operations of polishing multiple wafers in accordance with an embodiment of the present invention.
- the CMP polishing operation commences with the batch of wafers being presented to the polishing device.
- a first wafer is placed in the first polishing location (for instance, head 108) for a predetermined time. In this example, the time is set for about half the total expected polishing time for the wafer.
- a second wafer is polished at the first polishing location and the first wafer is moved to the second polishing location for polishing. At this point, both wafers are polished simultaneously at both locations.
- the polishing of the second wafer terminates at the first polishing location as a function of the time when the polishing endpoint of the first wafer is detected.
- the second polishing location performs an overpolishing operation on the first wafer at 210 for a predetermined time.
- the predetermined time is about 5 seconds, however the time is usually calculated as 5% of the total polishing time at both platens.
- the wafers are moved to the another wafer processing operation as depicted at 212.
- the first wafer is moved to the third platen for buffing while the second wafer is moved to the second polishing location and a third wafer is moved into the first polishing location.
- a method of extending the useful life of the polishing pads on the polishing device This is accomplished by reducing the difference in the total polishing time between two polishing platens, thereby reducing the difference in pad wear between the platens. After a certain amount of wear, pad performance degrades and the polishing rate drops, resulting in excessive within- wafer nonuniformity.
- the dual-platen endpoint mode described above utilizes optical endpoint analysis for controlling polishing on both Platen-1 and Platen-2.
- the single-platen endpoint mode also described above, sets the polishing time on Platen-1 to approximately half the total polishing time while the polishing time on Platen-2 is determined by optical endpoint analysis.
- the polishing time on Platen-1 is for a fixed duration that is significantly less than half the expected total polishing time. This approach over time leads to more wear of the pad on Platen-2 than the pad on Platen-1, causing performance of the Platen-2 pad to degrade sooner than if the polishing time were split evenly between the two pads.
- the Platen-2 pad requires changing after polishing fewer wafers and due to the significant equipment down time required to change and requalify polishing pads, the pads on both platens are changed at the same time. If both platen-1 and 2 pads must be changed when only the pad on Platen-2 has reached the end of its useful life, then some potential use of Platen-1 pad is lost. The net result is more frequent pad changes and higher pad usage rates for the same number of wafers processed.
- the present invention controls the wear rate on the various polishing pads by creating an interrelationship between them.
- the polishing time is controlled by the detection of the endpoint of the wafer in the second or proximate polishing location.
- a CMP device having four heads and four platens was used to process two 24- wafer batches.
- the wafers require a polishing time sufficient to remove 4850 A of oxide film.
- the polishing endpoint was set to remove 4650 A of oxide film from each wafer with an overpolishing duration on Platen-2 of 5% of total polishing time of Platen-1 and Platen-2 (e.g. platens 102B and 104B of Fig. 1).
- Fig. 3 A provides a summary table for CMP processing of a batch of 24 wafers utilizing the single platen endpoint mode with a first polishing step (fixed time duration) of about 55 seconds and a second polishing step to the optical endpoint plus 5 seconds of overpolishing.
- the difference in average polishing time per wafer for Platen-1 vs. Platen-2 is 10.25 seconds (65.25 sec. vs. 55.00 sec).
- the cumulative difference in pad wear time from Fig. 3 A is 246 seconds.
- both platen polishing operations are of about the same duration, until the overpolishing operation performed by Platen-2.
- Fig. 3B provides another summary table for CMP processing of a batch of 24 wafers utilizing the endpoint mode of the present invention.
- the endpoint mode includes 5 seconds of overpolishing on Platen-2.
- the difference in average polishing time per wafer for Platen-1 vs. Platen-2 is now 7.25 seconds (63.75 sec. vs. 56.50 sec).
- the cumulative difference in pad wear time from Fig. 3B is now 174 seconds, an improvement of 72 seconds over the single platen endpoint mode illustrated in Fig. 3 A.
- 300 wafers are processed between pad changes.
- the lot sizes vary from as few as 4 to as many as 24 wafers per lot, with most of the lots having 24 wafers.
- the examples in Figs. 3 A and 3B illustrate that polishing a 24-wafer lot according to the teachings of the present invention reduces the difference in pad wear time by approximately 72 seconds, with total wear time on Platen-2 pad reduced by 36 seconds.
- processing twelve lots of 24 wafers results in a total wear time saved on Platen-2 pad of 432 seconds.
Landscapes
- Engineering & Computer Science (AREA)
- Mechanical Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
- Grinding And Polishing Of Tertiary Curved Surfaces And Surfaces With Complex Shapes (AREA)
Abstract
Description
Claims
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020027005224A KR20020040913A (en) | 2000-08-24 | 2001-08-20 | Method for preventing damage to wafers in a sequential multiple steps polishing process |
| EP01978288A EP1312112A2 (en) | 2000-08-24 | 2001-08-20 | Method for preventing damage to wafers in a sequential multiple steps polishing process |
| JP2002521350A JP2004507109A (en) | 2000-08-24 | 2001-08-20 | Method for preventing damage to wafer in continuous multi-stage polishing process |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US64573500A | 2000-08-24 | 2000-08-24 | |
| US09/645,735 | 2000-08-24 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2002017381A2 true WO2002017381A2 (en) | 2002-02-28 |
| WO2002017381A3 WO2002017381A3 (en) | 2002-11-07 |
Family
ID=24590257
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/EP2001/009648 Ceased WO2002017381A2 (en) | 2000-08-24 | 2001-08-20 | Method for preventing damage to wafers in a sequential multiple steps polishing process |
Country Status (5)
| Country | Link |
|---|---|
| EP (1) | EP1312112A2 (en) |
| JP (1) | JP2004507109A (en) |
| KR (1) | KR20020040913A (en) |
| CN (1) | CN1636272A (en) |
| WO (1) | WO2002017381A2 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1302522C (en) * | 2002-05-15 | 2007-02-28 | 旺宏电子股份有限公司 | An Endpoint Detection System of a Chemical Mechanical Polishing Device |
| US7363569B2 (en) | 2001-06-29 | 2008-04-22 | Intel Corporation | Correcting for data losses with feedback and response |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7231653B2 (en) | 2001-09-24 | 2007-06-12 | Intel Corporation | Method for delivering transport stream data |
| CN102922415B (en) * | 2011-08-10 | 2015-05-13 | 无锡华润上华科技有限公司 | Chemical mechanical polishing method capable of prolonging service life of polishing pad |
| JP7684027B2 (en) * | 2020-09-23 | 2025-05-27 | 株式会社ディスコ | polishing equipment |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5951373A (en) * | 1995-10-27 | 1999-09-14 | Applied Materials, Inc. | Circumferentially oscillating carousel apparatus for sequentially processing substrates for polishing and cleaning |
| JP3231659B2 (en) * | 1997-04-28 | 2001-11-26 | 日本電気株式会社 | Automatic polishing equipment |
| US6168683B1 (en) * | 1998-02-24 | 2001-01-02 | Speedfam-Ipec Corporation | Apparatus and method for the face-up surface treatment of wafers |
| US6863593B1 (en) * | 1998-11-02 | 2005-03-08 | Applied Materials, Inc. | Chemical mechanical polishing a substrate having a filler layer and a stop layer |
-
2001
- 2001-08-20 EP EP01978288A patent/EP1312112A2/en not_active Withdrawn
- 2001-08-20 WO PCT/EP2001/009648 patent/WO2002017381A2/en not_active Ceased
- 2001-08-20 JP JP2002521350A patent/JP2004507109A/en active Pending
- 2001-08-20 KR KR1020027005224A patent/KR20020040913A/en not_active Withdrawn
- 2001-08-20 CN CNA018032761A patent/CN1636272A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7363569B2 (en) | 2001-06-29 | 2008-04-22 | Intel Corporation | Correcting for data losses with feedback and response |
| CN1302522C (en) * | 2002-05-15 | 2007-02-28 | 旺宏电子股份有限公司 | An Endpoint Detection System of a Chemical Mechanical Polishing Device |
Also Published As
| Publication number | Publication date |
|---|---|
| EP1312112A2 (en) | 2003-05-21 |
| CN1636272A (en) | 2005-07-06 |
| KR20020040913A (en) | 2002-05-30 |
| WO2002017381A3 (en) | 2002-11-07 |
| JP2004507109A (en) | 2004-03-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6939198B1 (en) | Polishing system with in-line and in-situ metrology | |
| US6287879B1 (en) | Endpoint stabilization for polishing process | |
| KR100435246B1 (en) | Polishing body, polisher, method for adjusting polisher, method for measuring thickness of polished film or end point of polishing, method for producing semiconductor device | |
| TW567109B (en) | Method and apparatus for polishing outer peripheral chamfered part of wafer | |
| US6609946B1 (en) | Method and system for polishing a semiconductor wafer | |
| US5993289A (en) | Methods for the in-process detection of workpieces in a CMP environment | |
| US5389579A (en) | Method for single sided polishing of a semiconductor wafer | |
| US6336842B1 (en) | Rotary machining apparatus | |
| US20190193245A1 (en) | Chemical-mechanical planarization (cmp) pad conditioner brush-and-abrasive hybrid for multi-step, preparation- and restoration-conditioning process of cmp pad | |
| US20050118839A1 (en) | Chemical mechanical polish process control method using thermal imaging of polishing pad | |
| CN1187407A (en) | Substrate polishing method and polishing device thereof | |
| US7751609B1 (en) | Determination of film thickness during chemical mechanical polishing | |
| US6432823B1 (en) | Off-concentric polishing system design | |
| WO2007114964A2 (en) | A method for adjusting substrate processing times in a substrate polishing system | |
| US20070010168A1 (en) | Methods and systems for planarizing workpieces, e.g., microelectronic workpieces | |
| WO2002017381A2 (en) | Method for preventing damage to wafers in a sequential multiple steps polishing process | |
| JP3374814B2 (en) | Polishing body, planarization apparatus, semiconductor device manufacturing method, and semiconductor device | |
| US6439963B1 (en) | System and method for mitigating wafer surface disformation during chemical mechanical polishing (CMP) | |
| JPH10315131A (en) | Method and apparatus for polishing semiconductor wafer | |
| US9193025B2 (en) | Single side polishing using shape matching | |
| US9040315B2 (en) | Method for planarizing semiconductor devices | |
| Desai et al. | Chemical mechanical polishing for planarization in manufacturing environment | |
| JP2001088008A (en) | Polishing method and apparatus | |
| KR100602116B1 (en) | Chemical mechanical polishing apparatus and polishing method | |
| Yano et al. | Impact of built-in film thickness measurement in CMP Process |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A2 Designated state(s): CN JP KR |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR |
|
| ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2002 521350 Kind code of ref document: A Format of ref document f/p: F |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 1020027005224 Country of ref document: KR |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| WWP | Wipo information: published in national office |
Ref document number: 1020027005224 Country of ref document: KR |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 018032761 Country of ref document: CN |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 2001978288 Country of ref document: EP |
|
| AK | Designated states |
Kind code of ref document: A3 Designated state(s): CN JP KR |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR |
|
| WWP | Wipo information: published in national office |
Ref document number: 2001978288 Country of ref document: EP |
|
| WWW | Wipo information: withdrawn in national office |
Ref document number: 2001978288 Country of ref document: EP |