[go: up one dir, main page]

WO2002010901A3 - Automatic detection of host bus protocol - Google Patents

Automatic detection of host bus protocol Download PDF

Info

Publication number
WO2002010901A3
WO2002010901A3 PCT/US2001/041401 US0141401W WO0210901A3 WO 2002010901 A3 WO2002010901 A3 WO 2002010901A3 US 0141401 W US0141401 W US 0141401W WO 0210901 A3 WO0210901 A3 WO 0210901A3
Authority
WO
WIPO (PCT)
Prior art keywords
host
protocol
automatic detection
host bus
bus protocol
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2001/041401
Other languages
French (fr)
Other versions
WO2002010901A2 (en
Inventor
Mark Reimann
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Iomega Corp
Original Assignee
Iomega Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Iomega Corp filed Critical Iomega Corp
Priority to AU2001281339A priority Critical patent/AU2001281339A1/en
Publication of WO2002010901A2 publication Critical patent/WO2002010901A2/en
Anticipated expiration legal-status Critical
Publication of WO2002010901A3 publication Critical patent/WO2002010901A3/en
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0604—Improving or facilitating administration, e.g. storage management
    • G06F3/0607—Improving or facilitating administration, e.g. storage management by facilitating the process of upgrading existing storage systems, e.g. for improving compatibility between host and storage device
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/387—Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0661—Format or protocol conversion arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G06F3/0674—Disk device

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Communication Control (AREA)

Abstract

A data storage memory has an interface for communications between host computers which communicate over buses with different protocols. The interface detects the protocol of communications from the host computer and changes to match the protocol of the bus. Status registers are read by the host computer to determine the status of the communication between the host and the drive. If repeated reads of the status register are made the interface changes the protocol of the host.
PCT/US2001/041401 2000-07-31 2001-07-25 Automatic detection of host bus protocol Ceased WO2002010901A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2001281339A AU2001281339A1 (en) 2000-07-31 2001-07-25 Automatic detection of host bus protocol

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US62927400A 2000-07-31 2000-07-31
US09/629,274 2000-07-31

Publications (2)

Publication Number Publication Date
WO2002010901A2 WO2002010901A2 (en) 2002-02-07
WO2002010901A3 true WO2002010901A3 (en) 2003-02-27

Family

ID=24522309

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/041401 Ceased WO2002010901A2 (en) 2000-07-31 2001-07-25 Automatic detection of host bus protocol

Country Status (2)

Country Link
AU (1) AU2001281339A1 (en)
WO (1) WO2002010901A2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7899986B2 (en) * 2004-11-10 2011-03-01 Nokia Corporation Method and system for controlling a hard disk drive using a multimediacard physical interface
US7551105B2 (en) 2005-11-30 2009-06-23 Lockheed Martin Corporation Virtual host isolation and detection of embedded operational flight program (OFP) capabilities
ES2798115T3 (en) * 2014-06-20 2020-12-09 Nagravision Sa Physical interface module

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5613096A (en) * 1994-11-04 1997-03-18 Canon Information Systems, Inc. Network protocol sensor
JPH10308790A (en) * 1997-05-09 1998-11-17 Canon Inc Information processing apparatus, information processing method, and information processing system
FR2787603A1 (en) * 1998-12-21 2000-06-23 St Microelectronics Sa Exchange of data signals between a central unit and peripheral devices using a peripherals devices input-output card having multi-protocol input

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5613096A (en) * 1994-11-04 1997-03-18 Canon Information Systems, Inc. Network protocol sensor
JPH10308790A (en) * 1997-05-09 1998-11-17 Canon Inc Information processing apparatus, information processing method, and information processing system
FR2787603A1 (en) * 1998-12-21 2000-06-23 St Microelectronics Sa Exchange of data signals between a central unit and peripheral devices using a peripherals devices input-output card having multi-protocol input

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 1999, no. 02 26 February 1999 (1999-02-26) *

Also Published As

Publication number Publication date
WO2002010901A2 (en) 2002-02-07
AU2001281339A1 (en) 2002-02-13

Similar Documents

Publication Publication Date Title
US6941405B2 (en) System and method capable of offloading converter/controller-specific tasks to a system microprocessor
US7412553B2 (en) Enhanced protocol conversion system capable of providing offloaded protocol instruction processing
US6880024B2 (en) Control system for memory storage device having two different interfaces
WO1999045461A3 (en) Improved compact flash memory card and interface
JP4719687B2 (en) Efficient connection between modules of removable electronic circuit cards
CA2323649A1 (en) Reconfigurable network interface
WO2007135522A3 (en) Mass storage device, in particular of the usb type, and related method for transferring data
US6991173B2 (en) Method and apparatus for autoreset of a USB smart card device in a mute mode
JP2007518160A (en) Multi-module circuit card with direct memory access between modules
WO2004086177A3 (en) Direct data placement
WO2006050311A3 (en) Hardware supported peripheral component memory alignment method
EP1403814B1 (en) Electronic apparatus, information processing apparatus, adapter apparatus, and information exchange system
US9535454B2 (en) Computing module with serial data connectivity
CA2445711C (en) Modular computer system
US7124235B2 (en) USB apparatus with switchable host/hub functions and control method thereof
WO2014023247A1 (en) Embedded device and method for control data communication based on the device
JP3655597B2 (en) Electronic device, electronic card, and card identification method
CN111124985A (en) Read-only control method and device for mobile terminal
WO2002010901A3 (en) Automatic detection of host bus protocol
EP1619607A4 (en) SEMICONDUCTOR RECORDING
EP1394682A3 (en) Data transfer control device, program and method of fabricating electronic instrument
US20120084485A1 (en) Usb transaction translator and an isochronous-in transaction method
EP1102173A3 (en) Universal serial bus architecture
KR100612454B1 (en) I2C bus matching device and method
JP2004185584A (en) Card adaptor control device, usb controller and card adaptor

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP