[go: up one dir, main page]

WO1998037475A3 - System and method for designing electronic circuits - Google Patents

System and method for designing electronic circuits Download PDF

Info

Publication number
WO1998037475A3
WO1998037475A3 PCT/US1998/002334 US9802334W WO9837475A3 WO 1998037475 A3 WO1998037475 A3 WO 1998037475A3 US 9802334 W US9802334 W US 9802334W WO 9837475 A3 WO9837475 A3 WO 9837475A3
Authority
WO
WIPO (PCT)
Prior art keywords
architecture
selected target
representation
representations
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US1998/002334
Other languages
French (fr)
Other versions
WO1998037475A2 (en
Inventor
Anthony R Martuscello
Alexandru Barba
Brian Box
Charles Furciniti
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MORPHOLOGIC Inc
Original Assignee
MORPHOLOGIC Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MORPHOLOGIC Inc filed Critical MORPHOLOGIC Inc
Publication of WO1998037475A2 publication Critical patent/WO1998037475A2/en
Publication of WO1998037475A3 publication Critical patent/WO1998037475A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
    • G06F30/347—Physical level, e.g. placement or routing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/392—Floor-planning or layout, e.g. partitioning or placement
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
    • G06F2119/12—Timing analysis or timing optimisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Architecture (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

A computer-implemented electronic design system (10) is used to design electronic circuits, such as field programmable gate arrays (FPGAs) and other complex logic circuits. The system allows a user to create an architecture independent schematic representation (12) of a circuit by selecting, arranging and interconnecting functional representations (14) of the circuit components. The system automatically configures the functional representations (14) for a selected target circuit architecture by generating architecture representations (20) of the circuit components for placement on the selected target architecture representation (22). The architecture specific representations (20) placed on the selected target architecture representation (22) can be moved to new locations or to another selected target architecture representation (22) and are dynamically re-configured for the new location or new target architecture.
PCT/US1998/002334 1997-02-07 1998-02-06 System and method for designing electronic circuits Ceased WO1998037475A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US3932097P 1997-02-07 1997-02-07
US60/039,320 1997-02-07

Publications (2)

Publication Number Publication Date
WO1998037475A2 WO1998037475A2 (en) 1998-08-27
WO1998037475A3 true WO1998037475A3 (en) 1999-02-18

Family

ID=21904843

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1998/002334 Ceased WO1998037475A2 (en) 1997-02-07 1998-02-06 System and method for designing electronic circuits

Country Status (1)

Country Link
WO (1) WO1998037475A2 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6859913B2 (en) 2001-08-29 2005-02-22 Intel Corporation Representing a simulation model using a hardware configuration database
US6983427B2 (en) 2001-08-29 2006-01-03 Intel Corporation Generating a logic design
US7073156B2 (en) 2001-08-29 2006-07-04 Intel Corporation Gate estimation process and method
US7082104B2 (en) 2001-05-18 2006-07-25 Intel Corporation Network device switch
US7093224B2 (en) 2001-08-28 2006-08-15 Intel Corporation Model-based logic design
US7107201B2 (en) 2001-08-29 2006-09-12 Intel Corporation Simulating a logic design
US7130784B2 (en) 2001-08-29 2006-10-31 Intel Corporation Logic simulation
US7197724B2 (en) 2002-01-17 2007-03-27 Intel Corporation Modeling a logic design
US8813019B1 (en) 2013-04-30 2014-08-19 Nvidia Corporation Optimized design verification of an electronic circuit

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6425116B1 (en) 2000-03-30 2002-07-23 Koninklijke Philips Electronics N.V. Automated design of digital signal processing integrated circuit
US6817005B2 (en) 2000-05-25 2004-11-09 Xilinx, Inc. Modular design method and system for programmable logic devices
US6640329B2 (en) * 2001-08-29 2003-10-28 Intel Corporation Real-time connection error checking method and process
US9087164B2 (en) 2008-01-26 2015-07-21 National Semiconductor Corporation Visualization of tradeoffs between circuit designs

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5544067A (en) * 1990-04-06 1996-08-06 Lsi Logic Corporation Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including interactive schematic design and simulation
US5557533A (en) * 1994-04-19 1996-09-17 Lsi Logic Corporation Cell placement alteration apparatus for integrated circuit chip physical design automation system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5544067A (en) * 1990-04-06 1996-08-06 Lsi Logic Corporation Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including interactive schematic design and simulation
US5557533A (en) * 1994-04-19 1996-09-17 Lsi Logic Corporation Cell placement alteration apparatus for integrated circuit chip physical design automation system

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7082104B2 (en) 2001-05-18 2006-07-25 Intel Corporation Network device switch
US7093224B2 (en) 2001-08-28 2006-08-15 Intel Corporation Model-based logic design
US6859913B2 (en) 2001-08-29 2005-02-22 Intel Corporation Representing a simulation model using a hardware configuration database
US6983427B2 (en) 2001-08-29 2006-01-03 Intel Corporation Generating a logic design
US7073156B2 (en) 2001-08-29 2006-07-04 Intel Corporation Gate estimation process and method
US7107201B2 (en) 2001-08-29 2006-09-12 Intel Corporation Simulating a logic design
US7130784B2 (en) 2001-08-29 2006-10-31 Intel Corporation Logic simulation
US7197724B2 (en) 2002-01-17 2007-03-27 Intel Corporation Modeling a logic design
US8813019B1 (en) 2013-04-30 2014-08-19 Nvidia Corporation Optimized design verification of an electronic circuit

Also Published As

Publication number Publication date
WO1998037475A2 (en) 1998-08-27

Similar Documents

Publication Publication Date Title
WO1998037475A3 (en) System and method for designing electronic circuits
BR9701105B1 (en) method used to generate a mixed lookup table and method performed on a digital computer.
AU3742499A (en) Method of designing a constraint-driven integrated circuit layout
AU8177598A (en) An integrated processor and programmable data path chip for reconfigurable comp uting
AU3741399A (en) Global input/output support for a mesh connected computer
AU3974289A (en) Programmable circuit device and method for designing custom circuits from same
EP1152308A3 (en) Configurable electronic controller
AU3361799A (en) Tactile actuated electronic computer wrist watch
GB2266981B (en) Concurrently operating design tools in an electronic computer aided design system
WO2005024910A3 (en) Apparatus and method for integrated circuit power management
WO2001093075A3 (en) Modular design method and system for programmable logic devices
KR970706714A (en) PRINTED WIRING BOARD, METHOD OF PRODUCING THE SAME AND ELECTRONIC DEVICES
AU138303S (en) An electronic computer
AU2003287421A1 (en) Integrated circuit having multiple modes of operation
AU4428396A (en) Printed circuit board and heat sink arrangement
WO2005013044A3 (en) Clock generator with skew control
AU2032600A (en) Computer input device providing tactile feedback
AU7691098A (en) Method for generating format-independent electronic circuit representations
TWI263916B (en) System and method for reducing design cycle time for designing input/output cells
AU2475800A (en) The method for providing an electronic computer keyboard
TW257873B (en) A customizable logic array device
EP0633530A3 (en) Testing sequential logic circuit upon changing into combinatorial logic circuit
AU2001270467A1 (en) Electronic chip component comprising an integrated circuit and a method for producing the same
DE69630658T2 (en) OUTPUT SWITCHING AND ELECTRONIC DEVICE THEREFOR
DE69940605D1 (en) ELECTRONIC CIRCUITS WITH LARGE DYNAMIC RANGE OF ON / OFF DELAYS

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CA JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AM AZ BY KG KZ MD RU TJ TM AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

AK Designated states

Kind code of ref document: A3

Designated state(s): CA JP

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AM AZ BY KG KZ MD RU TJ TM AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: CA

122 Ep: pct application non-entry in european phase