[go: up one dir, main page]

WO1998018152A3 - Programmable integrated passive devices and methods therefor - Google Patents

Programmable integrated passive devices and methods therefor Download PDF

Info

Publication number
WO1998018152A3
WO1998018152A3 PCT/US1997/019176 US9719176W WO9818152A3 WO 1998018152 A3 WO1998018152 A3 WO 1998018152A3 US 9719176 W US9719176 W US 9719176W WO 9818152 A3 WO9818152 A3 WO 9818152A3
Authority
WO
WIPO (PCT)
Prior art keywords
passive device
device array
integrated passive
layer
passive devices
Prior art date
Application number
PCT/US1997/019176
Other languages
French (fr)
Other versions
WO1998018152A9 (en
WO1998018152A2 (en
Inventor
Dominick Richiuso
Original Assignee
Micro Devices Corp California
Dominick Richiuso
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micro Devices Corp California, Dominick Richiuso filed Critical Micro Devices Corp California
Priority to AU49954/97A priority Critical patent/AU4995497A/en
Priority to EP97912876A priority patent/EP0951731A4/en
Priority to JP51963198A priority patent/JP2002511186A/en
Publication of WO1998018152A2 publication Critical patent/WO1998018152A2/en
Publication of WO1998018152A9 publication Critical patent/WO1998018152A9/en
Publication of WO1998018152A3 publication Critical patent/WO1998018152A3/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/201—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits
    • H10D84/204—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits of combinations of diodes or capacitors or resistors
    • H10D84/212—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits of combinations of diodes or capacitors or resistors of only capacitors

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

A method for endowing an integrated passive device array structure with a programmable value during manufacturing. The method includes forming a substantially conductive first layer (34) and forming a plurality of passive device array elements (40a, 40b) of the integrated passive device array structure above the substantially conductive first layer. The method further includes forming an insulating layer (42) above the plurality of passive device array elements. There is further included selectively forming vias (44) in the insulating layer. The vias facilitate electrical connections between selected ones of the plurality of passive device array elements with a substantially conductive second layer (46) subsequently deposited above the insulating layer.
PCT/US1997/019176 1996-10-18 1997-10-17 Programmable integrated passive devices and methods therefor WO1998018152A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
AU49954/97A AU4995497A (en) 1996-10-18 1997-10-17 Programmable integrated passive devices and methods therefor
EP97912876A EP0951731A4 (en) 1996-10-18 1997-10-17 PROGRAMMABLE INTEGRATED PASSIVE DEVICES AND CORRESPONDING METHODS
JP51963198A JP2002511186A (en) 1996-10-18 1997-10-17 Programmable integrated passive device and manufacturing method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US2877896P 1996-10-18 1996-10-18
US60/028,778 1996-10-18

Publications (3)

Publication Number Publication Date
WO1998018152A2 WO1998018152A2 (en) 1998-04-30
WO1998018152A9 WO1998018152A9 (en) 1998-07-30
WO1998018152A3 true WO1998018152A3 (en) 1998-10-08

Family

ID=21845363

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1997/019176 WO1998018152A2 (en) 1996-10-18 1997-10-17 Programmable integrated passive devices and methods therefor

Country Status (4)

Country Link
EP (1) EP0951731A4 (en)
JP (1) JP2002511186A (en)
AU (1) AU4995497A (en)
WO (1) WO1998018152A2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1182778A1 (en) * 2000-07-21 2002-02-27 Semiconductor Ideas to The Market (ItoM) BV Receiver comprising a digitally controlled capacitor bank
US9576737B2 (en) * 2014-04-14 2017-02-21 Kabushiki Kaisha Toshiba Parallel capacitor and high frequency semiconductor device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4682402A (en) * 1983-05-16 1987-07-28 Nec Corporation Semiconductor device comprising polycrystalline silicon resistor element
US5120572A (en) * 1990-10-30 1992-06-09 Microelectronics And Computer Technology Corporation Method of fabricating electrical components in high density substrates
US5310695A (en) * 1991-09-19 1994-05-10 Nec Corporation Interconnect structure in semiconductor device and method for making the same
US5530418A (en) * 1995-07-26 1996-06-25 Taiwan Semiconductor Manufacturing Company Method for shielding polysilicon resistors from hydrogen intrusion
US5635421A (en) * 1995-06-15 1997-06-03 Taiwan Semiconductor Manufacturing Company Method of making a precision capacitor array

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4028694A (en) * 1975-06-10 1977-06-07 International Business Machines Corporation A/D and D/A converter using C-2C ladder network
US5625316A (en) * 1994-07-01 1997-04-29 Motorola, Inc. Tuning circuit for an RC filter

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4682402A (en) * 1983-05-16 1987-07-28 Nec Corporation Semiconductor device comprising polycrystalline silicon resistor element
US5120572A (en) * 1990-10-30 1992-06-09 Microelectronics And Computer Technology Corporation Method of fabricating electrical components in high density substrates
US5310695A (en) * 1991-09-19 1994-05-10 Nec Corporation Interconnect structure in semiconductor device and method for making the same
US5635421A (en) * 1995-06-15 1997-06-03 Taiwan Semiconductor Manufacturing Company Method of making a precision capacitor array
US5530418A (en) * 1995-07-26 1996-06-25 Taiwan Semiconductor Manufacturing Company Method for shielding polysilicon resistors from hydrogen intrusion

Also Published As

Publication number Publication date
EP0951731A2 (en) 1999-10-27
AU4995497A (en) 1998-05-15
JP2002511186A (en) 2002-04-09
EP0951731A4 (en) 2000-02-02
WO1998018152A2 (en) 1998-04-30

Similar Documents

Publication Publication Date Title
US20020101723A1 (en) Coaxial wiring within SOI semiconductor, PCB to system for high speed operation and signal quality
EP0961533A3 (en) Circuit board and method of manufacturing the same
WO2002054446A3 (en) Barbed vias for electrical and mechanical connection between conductive layers in semiconductor devices
AU5495998A (en) Electronic component, semiconductor device, manufacturing method therefor, circuit board and electronic equipment
TW353859B (en) Structure and method for supporting one or more electronic components
TW337035B (en) Semiconductor device and method of manufacturing the same
IL111308A (en) Multi-level antifuse structure and method for making same
TW362279B (en) Semiconductor device and method for fabricating the same, memory core chip and memory peripheral circuit chip
CA2340108A1 (en) Semiconductor package, semiconductor device, electronic device, and method for producing semiconductor package
WO1995024730A3 (en) Apparatus having inner layers supporting surface-mount components
EP1519414A4 (en) Multilayer wiring circuit module and method for fabricating the same
CA2249062A1 (en) Electronic device and method for fabricating the same
EP0170122A3 (en) Low loss, multilevel silicon circuit board
KR20010012977A (en) Semiconductor device and method for manufacturing the same, circuit substrate, and electronic device
WO2002017367A3 (en) Semiconductor device having passive elements and method of making same
CA2011235A1 (en) Method of forming contacts to a semiconductor device
CA2229596A1 (en) Hermetically sealed electrical feedthrough for use with implantable electronic devices
EP0401688A3 (en) Method of forming electrical contact between interconnection layers located at different layer levels
TW373256B (en) A semiconductor device having discontinuous insulating regions and the manufacturing method thereof
WO1995027313A1 (en) Method of manufacturing an antifuse with silicon spacers and resulting antifuse
CA2030826A1 (en) Composite circuit board with thick embedded conductor and method of manufacturing the same
MY133613A (en) Multi-layer circuit having a via matrix interlayer connection
CA2261864A1 (en) Integrated circuit device manufacture
EP0218437A3 (en) A microelectronics apparatus and method of interconnecting wiring planes
EP0265629A3 (en) Printed circuit card fabrication process with nickel overplate

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZW AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH KE LS MW SD SZ UG ZW AT BE CH DE DK ES FI FR GB GR IE IT LU MC

COP Corrected version of pamphlet

Free format text: PAGES 1/4-4/4, DRAWINGS, REPLACED BY NEW PAGES 1/6-6/6; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZW AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH KE LS MW SD SZ UG ZW AT BE CH DE DK ES FI FR GB GR IE IT LU MC

WWE Wipo information: entry into national phase

Ref document number: 1997912876

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 1997912876

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: CA

WWW Wipo information: withdrawn in national office

Ref document number: 1997912876

Country of ref document: EP