[go: up one dir, main page]

WO1998000799A3 - Modular cell placement system with dispersion-driven levelizing system - Google Patents

Modular cell placement system with dispersion-driven levelizing system Download PDF

Info

Publication number
WO1998000799A3
WO1998000799A3 PCT/US1997/011099 US9711099W WO9800799A3 WO 1998000799 A3 WO1998000799 A3 WO 1998000799A3 US 9711099 W US9711099 W US 9711099W WO 9800799 A3 WO9800799 A3 WO 9800799A3
Authority
WO
WIPO (PCT)
Prior art keywords
regions
dispersion
nodes
cell placement
modular cell
Prior art date
Application number
PCT/US1997/011099
Other languages
French (fr)
Other versions
WO1998000799A2 (en
Inventor
Ranko Scepanovic
James S Koford
Alexander E Andreev
Original Assignee
Lsi Logic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/672,334 external-priority patent/US5914888A/en
Priority claimed from US08/672,652 external-priority patent/US5870312A/en
Priority claimed from US08/671,659 external-priority patent/US6085032A/en
Application filed by Lsi Logic Corp filed Critical Lsi Logic Corp
Publication of WO1998000799A2 publication Critical patent/WO1998000799A2/en
Publication of WO1998000799A3 publication Critical patent/WO1998000799A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/392—Floor-planning or layout, e.g. partitioning or placement

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Architecture (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

A system for optimizing the density of cells located on a surface of a semiconductor chip divided into a plurality of rectangular regions is provided herein. The corners of these regions define nodes. The system comprises computing an average local cell density for regions adjacent to each node and deforming these regions by relocating nodes to positions that minimize a cost function associated with the densities of the new deformed regions bordering the relocated nodes.
PCT/US1997/011099 1996-06-28 1997-06-26 Modular cell placement system with dispersion-driven levelizing system WO1998000799A2 (en)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US08/672,334 1996-06-28
US08/672,334 US5914888A (en) 1996-06-28 1996-06-28 Advanced modular cell placement system with coarse overflow remover
US08/672,652 1996-06-28
US08/672,652 US5870312A (en) 1996-06-28 1996-06-28 Advanced modular cell placement system with dispersion-driven levelizing system
US08/671,659 US6085032A (en) 1996-06-28 1996-06-28 Advanced modular cell placement system with sinusoidal optimization
US08/671,659 1996-06-28

Publications (2)

Publication Number Publication Date
WO1998000799A2 WO1998000799A2 (en) 1998-01-08
WO1998000799A3 true WO1998000799A3 (en) 1998-02-05

Family

ID=27418235

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1997/011099 WO1998000799A2 (en) 1996-06-28 1997-06-26 Modular cell placement system with dispersion-driven levelizing system

Country Status (1)

Country Link
WO (1) WO1998000799A2 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5191542A (en) * 1989-06-23 1993-03-02 Kabushiki Kaisha Toshiba Automatic floorplan operation apparatus
US5495419A (en) * 1994-04-19 1996-02-27 Lsi Logic Corporation Integrated circuit physical design automation system utilizing optimization process decomposition and parallel processing

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5191542A (en) * 1989-06-23 1993-03-02 Kabushiki Kaisha Toshiba Automatic floorplan operation apparatus
US5495419A (en) * 1994-04-19 1996-02-27 Lsi Logic Corporation Integrated circuit physical design automation system utilizing optimization process decomposition and parallel processing

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
"TECHNIQUE TO ALLOCATE SPACE ON VLSI CHIPS FOR DESIGN CHANGES", IBM TECHNICAL DISCLOSURE BULLETIN, vol. 34, no. 10A, 1 March 1992 (1992-03-01), pages 71 - 72, XP000302228 *

Also Published As

Publication number Publication date
WO1998000799A2 (en) 1998-01-08

Similar Documents

Publication Publication Date Title
EP0220392A3 (en) A trench-incorporated monolithic semiconductor capacitor and high density dynamic memory cells including the capacitor
DE3571895D1 (en) Semiconductor memory device having stacked-capacitor type memory cells and manufacturing method for the same
GB2095908B (en) Series connected solar cells on a single substrate
SG44361A1 (en) Diffused buried plate trench dram cell array
KR910000230B1 (en) Semiconductor memory having a trench type capacitor
AU2033688A (en) A high density memory cell structure having a vertical trench transistor self-aligned with a vertical trench capacitor and fabrication methods therefor
CA2233465A1 (en) Ceramic honeycomb structural body
NO168558C (en) PORT STRUCTURE FORMED IN A SEMICONDUCTOR PLATE.
EP0095843A3 (en) Photovoltaic cell interconnect
EP0100897A3 (en) Method for contacting a pn junction region and resulting structure
DE69118420D1 (en) Integrated semiconductor circuit arrangement with a main power connection and a backup power connection, which are independent of one another
CA2227974A1 (en) Basket-style carrier
DE3278833D1 (en) Dynamic type semiconductor monolithic memory
GB2223623B (en) Dram cell with trench stacked capacitors
FR2566584B1 (en) METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE WITH SUBDIVISION OF A SEMICONDUCTOR FILM OF THE SAME DEVICE HAVING A PLURALITY OF PHOTOELECTRIC CONVERSION REGIONS
IE821969L (en) Semiconductor
WO1998000799A3 (en) Modular cell placement system with dispersion-driven levelizing system
DE69321276D1 (en) Semiconductor arrangement with a conductor grid
KR880700451A (en) High performance trench capacitors for DRAM cells
EP0304048A3 (en) A planar type heterostructure avalanche photodiode
SG45211A1 (en) Double grid and double well substrate plate trench dram cell array
IT1190061B (en) COMPLEX EQUIPPED WITH A SEMICONDUCTOR CATHODE
AU588487B2 (en) Coolable masonary wall structure and cooling plates forming a part thereof
HK96789A (en) Systems for optimizing the performance of a plurality of energy conversion devices
EP0224213A3 (en) Semiconductor memory device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CA CN JP KR SG

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

AK Designated states

Kind code of ref document: A3

Designated state(s): CA CN JP KR SG

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: JP

Ref document number: 98504280

Format of ref document f/p: F

NENP Non-entry into the national phase

Ref country code: CA

122 Ep: pct application non-entry in european phase