[go: up one dir, main page]

WO1992009025A3 - Fichier de registres a acces multiple a transmission directe de donnees - Google Patents

Fichier de registres a acces multiple a transmission directe de donnees Download PDF

Info

Publication number
WO1992009025A3
WO1992009025A3 PCT/US1991/008188 US9108188W WO9209025A3 WO 1992009025 A3 WO1992009025 A3 WO 1992009025A3 US 9108188 W US9108188 W US 9108188W WO 9209025 A3 WO9209025 A3 WO 9209025A3
Authority
WO
WIPO (PCT)
Prior art keywords
register file
multiplexers
ram
register
port
Prior art date
Application number
PCT/US1991/008188
Other languages
English (en)
Other versions
WO1992009025A2 (fr
Inventor
Douglas Garde
Original Assignee
Analog Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Analog Devices Inc filed Critical Analog Devices Inc
Priority to JP50517192A priority Critical patent/JP3292475B2/ja
Priority to EP92905437A priority patent/EP0555417B1/fr
Priority to DE69113059T priority patent/DE69113059T2/de
Publication of WO1992009025A2 publication Critical patent/WO1992009025A2/fr
Publication of WO1992009025A3 publication Critical patent/WO1992009025A3/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30141—Implementation provisions of register files, e.g. ports
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

Fichier de registre de mémoire vive à accès multiple permettant le passage direct de données d'un point d'entrée à un point de sortie du fichier de registre ainsi que l'écriture simultanée dans une adresse mémoire dans le fichier de registre. En plus du registre RAM l'appareil comprend, dans un premier mode de réalisation, (1) des premier et second ensembles de multiplexeurs, le premier ensemble de multiplexeurs étant connecté entre les points de sortie du fichier de registre d'une part et, d'autre part, les sorties du second ensemble de multiplexeurs et les lignes de bit RAM; le second ensemble de multiplexeurs étant connecté entre l'entrée du premier ensemble de multiplexeur, comme indiqué ci-dessus, et les points d'entrée du fichier de registre RAM; et (3) des comparateurs d'adresses de circulation destinés à commander les multiplexeurs. Les bus binaires de la mémoire vive sont commandés directement par les points d'entrée du fichier de registre. Dans un second mode de réalisation les premier et second multiplexeurs sont combinés, les sorties des lignes de bits RAM étant connectées aux entrées du multiplexeur combiné, et le multiplexeur combiné formant un commutateur à barres croisées.
PCT/US1991/008188 1990-11-02 1991-11-04 Fichier de registres a acces multiple a transmission directe de donnees WO1992009025A2 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP50517192A JP3292475B2 (ja) 1990-11-02 1991-11-04 レジスタ・フォワーディング・マルチポート・レジスタ・ファイル
EP92905437A EP0555417B1 (fr) 1990-11-02 1991-11-04 Fichier de registres a acces multiple a transmission directe de donnees
DE69113059T DE69113059T2 (de) 1990-11-02 1991-11-04 Register zur übertragung von dateien eines multitor-registers.

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US608,294 1990-11-02
US07/608,294 US5111431A (en) 1990-11-02 1990-11-02 Register forwarding multi-port register file

Publications (2)

Publication Number Publication Date
WO1992009025A2 WO1992009025A2 (fr) 1992-05-29
WO1992009025A3 true WO1992009025A3 (fr) 1992-07-23

Family

ID=24435857

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1991/008188 WO1992009025A2 (fr) 1990-11-02 1991-11-04 Fichier de registres a acces multiple a transmission directe de donnees

Country Status (5)

Country Link
US (1) US5111431A (fr)
EP (1) EP0555417B1 (fr)
JP (1) JP3292475B2 (fr)
DE (1) DE69113059T2 (fr)
WO (1) WO1992009025A2 (fr)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04132089A (ja) * 1990-09-20 1992-05-06 Nec Ic Microcomput Syst Ltd 識別コード内蔵ｅｐｒｏｍ
JPH0612107A (ja) * 1992-06-02 1994-01-21 Mitsubishi Electric Corp シーケンス演算プロセッサおよびシーケンス演算処理装置
ES2108875T3 (es) * 1992-06-12 1998-01-01 Dow Chemical Co Interfaz sigilosa para ordenadores de control de procesos.
US5315178A (en) * 1993-08-27 1994-05-24 Hewlett-Packard Company IC which can be used as a programmable logic cell array or as a register file
US5434818A (en) * 1993-12-23 1995-07-18 Unisys Corporation Four port RAM cell
DE4408695C1 (de) * 1994-03-15 1995-06-22 Michael Marks Mehrtorige Datenspeicheranordnung und Verfahren zum Betrieb derselben
US5644780A (en) * 1995-06-02 1997-07-01 International Business Machines Corporation Multiple port high speed register file with interleaved write ports for use with very long instruction word (vlin) and n-way superscaler processors
US6510510B1 (en) 1996-01-25 2003-01-21 Analog Devices, Inc. Digital signal processor having distributed register file
US5657291A (en) * 1996-04-30 1997-08-12 Sun Microsystems, Inc. Multiport register file memory cell configuration for read operation
US7114056B2 (en) 1998-12-03 2006-09-26 Sun Microsystems, Inc. Local and global register partitioning in a VLIW processor
US7117342B2 (en) * 1998-12-03 2006-10-03 Sun Microsystems, Inc. Implicitly derived register specifiers in a processor
US6343348B1 (en) * 1998-12-03 2002-01-29 Sun Microsystems, Inc. Apparatus and method for optimizing die utilization and speed performance by register file splitting
EP1050800A1 (fr) 1999-05-03 2000-11-08 STMicroelectronics SA Unité d'exécution en pipeline
US7844214B2 (en) * 2002-03-02 2010-11-30 Nokia Corporation System and method for broadband digital broadcasting
US6955267B2 (en) * 2002-06-05 2005-10-18 Sharper Image Corporation Storage and display rack for DVDs
US20040098568A1 (en) * 2002-11-18 2004-05-20 Nguyen Hung T. Processor having a unified register file with multipurpose registers for storing address and data register values, and associated register mapping method
US7681017B2 (en) * 2005-11-01 2010-03-16 Lsi Corporation Pseudo pipeline and pseudo pipelined SDRAM controller
KR100812225B1 (ko) 2005-12-07 2008-03-13 한국전자통신연구원 멀티프로세서 ＳｏＣ 플랫폼에 적합한 크로스바 스위치구조
JP2008042343A (ja) * 2006-08-02 2008-02-21 Nec Electronics Corp スイッチ回路およびスイッチ装置
EP3058457A4 (fr) 2013-10-15 2017-07-12 Mill Computing, Inc. Processeur informatique avec opérations différées
US9747238B2 (en) 2014-06-23 2017-08-29 Mill Computing, Inc. Computer processor employing split crossbar circuit for operand routing and slot-based organization of functional units

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0149049A2 (fr) * 1983-12-30 1985-07-24 International Business Machines Corporation Mémoire de données avec écriture et lecture simultanées
US4811296A (en) * 1987-05-15 1989-03-07 Analog Devices, Inc. Multi-port register file with flow-through of data

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4535428A (en) * 1983-03-10 1985-08-13 International Business Machines Corporation Multi-port register implementations
US4558433A (en) * 1983-05-31 1985-12-10 International Business Machines Corporation Multi-port register implementations

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0149049A2 (fr) * 1983-12-30 1985-07-24 International Business Machines Corporation Mémoire de données avec écriture et lecture simultanées
US4811296A (en) * 1987-05-15 1989-03-07 Analog Devices, Inc. Multi-port register file with flow-through of data

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PROCEEDINGS OF THE 1987BIPOLAR CIRCUITS AND TECHNOLOGY MEETING 22 September 1987, MINNEAPOLIS, MINNESOTA, USA pages 98 - 100; CHANG ET AL.: 'A SUB-FIVE NANOSECOND ECL 128x18 THREE PORT REGISTER FILE' *

Also Published As

Publication number Publication date
JP3292475B2 (ja) 2002-06-17
WO1992009025A2 (fr) 1992-05-29
DE69113059D1 (de) 1995-10-19
EP0555417B1 (fr) 1995-09-13
US5111431A (en) 1992-05-05
EP0555417A1 (fr) 1993-08-18
JPH06503195A (ja) 1994-04-07
DE69113059T2 (de) 1996-05-09

Similar Documents

Publication Publication Date Title
WO1992009025A3 (fr) Fichier de registres a acces multiple a transmission directe de donnees
WO1988009035A3 (fr) Fichier de registre a point d'acces multiple avec flux de circulation de donnees
US6362650B1 (en) Method and apparatus for incorporating a multiplier into an FPGA
CA2199571A1 (fr) Creation d'une ram multiport au moyen d'un multiplexage temporel
EP1001347A3 (fr) Dispositif de traitement de données comprenant une unité d'accouplement de mémoire
KR960704271A (ko) 다중-포트 공용 메모리 인터페이스 및 관련 방법(multiple-port shared memory interface and associated method)
EP0804005A3 (fr) Commutateur de réseau
EP1103889A3 (fr) Système flexible et polyvalente d'entrée/sortie
SE462361B (sv) Paketdatavaeljare
CA2245288A1 (fr) Structure de filtre et methode associee
AU630843B2 (en) Multiplexed serial register architecture for vram
US4610004A (en) Expandable four-port register file
JPS57117027A (en) Signal sending and receiving circuit
AU2002240742A1 (en) Apparatus for variable word length computing in an array processor
TW332878B (en) Register file
WO2004010286A3 (fr) Logique de traitement se configurant automatiquement
EP1069512A3 (fr) Dispositif de traitement de données avec tamponnage entre des buses
EP0347929A3 (fr) Processeurs à traitement parallèle
ATE540342T1 (de) Serielles bussystem, teilnehmervorrichtung und an die teilnehmervorrichtung anschliessbare eingabe- /ausgabekarte
KR910008566A (ko) 동기 벡터 프로세서용 제2 인접 통신 네트워크, 시스템 및 방법
WO1999033320A3 (fr) Commutateur a mode de transfert asynchrone
KR910009090A (ko) 동기 벡터 프로세서내의 비디오 신호를 연속 프로세싱하기 위한 회로 및 이의 작동방법
CA2133617A1 (fr) Adresse et donnees de multiplexage temporel sur un port parallele reel de micro-ordinateur
JPS5798028A (en) Logical circuit
EP0201088A3 (fr) Ordinateur parallèle

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CA JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FR GB GR IT LU NL SE

WWE Wipo information: entry into national phase

Ref document number: 1992905437

Country of ref document: EP

AK Designated states

Kind code of ref document: A3

Designated state(s): CA JP

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH DE DK ES FR GB GR IT LU NL SE

WWP Wipo information: published in national office

Ref document number: 1992905437

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: CA

WWG Wipo information: grant in national office

Ref document number: 1992905437

Country of ref document: EP