US20230416906A1 - Methods and apparatus for processing a substrate - Google Patents
Methods and apparatus for processing a substrate Download PDFInfo
- Publication number
- US20230416906A1 US20230416906A1 US17/851,620 US202217851620A US2023416906A1 US 20230416906 A1 US20230416906 A1 US 20230416906A1 US 202217851620 A US202217851620 A US 202217851620A US 2023416906 A1 US2023416906 A1 US 2023416906A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- arcing
- processing
- image
- chamber
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/22—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
- C23C14/54—Controlling or regulating the coating process
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/52—Controlling or regulating the coating process
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T7/00—Image analysis
- G06T7/0002—Inspection of images, e.g. flaw detection
- G06T7/0004—Industrial image inspection
- G06T7/0008—Industrial image inspection checking presence/absence
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
- H01L21/67253—Process monitoring, e.g. flow or thickness monitoring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/12—Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T2207/00—Indexing scheme for image analysis or image enhancement
- G06T2207/30—Subject of image; Context of image processing
- G06T2207/30108—Industrial image inspection
- G06T2207/30148—Semiconductor; IC; Wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
- H01L22/26—Acting in response to an ongoing measurement without interruption of processing, e.g. endpoint detection, in-situ thickness measurement
Definitions
- Embodiments of the present disclosure generally relate to methods and apparatus for processing a substrate, and for example, to methods and apparatus that use real-time arcing detection.
- Substrate level (wafer) arcing can be a serious problem in high volume production (deposition. For example, once arcing occurs, there can be up to a 100% yield drop, due to continued substrate level arcing in a processing chamber.
- Current approaches for substrate level arcing detection e.g., voltage & arc-count detection
- substrate level arcing detection can be somewhat limiting in that such approaches are not very accurate and are not performed in real-time (e.g., arcing is usually observed after one or more processes have been performed), which can lead to substrate scrap (arcing occurring to other substrates) and decreased throughput.
- a method for processing a substrate includes in a process chamber, processing a substrate in a presence of an electric field, subsequently capturing an image of the substrate, determining whether substrate arcing occurred based upon analysis of the captured image and one of continuing processing of the substrate when no arcing is determined or stopping processing of the substrate when arcing is determined.
- a non-transitory computer readable storage medium has instructions stored thereon that when executed by a processor perform a method for processing a substrate includes in a process chamber, processing a substrate in a presence of an electric field, subsequently capturing an image of the substrate, determining whether substrate arcing occurred based upon analysis of the captured image and one of continuing processing of the substrate when no arcing is determined or stopping processing of the substrate when arcing is determined.
- FIG. 1 is a flowchart of a method for processing a substrate, in accordance with at least some embodiments of the present disclosure.
- FIG. 2 is a diagram of an apparatus for performing the method of FIG. 1 , in accordance with at least some embodiments of the present disclosure.
- a method for processing a substrate can comprise processing a substrate in a presence of an electric field, subsequently capturing an image of the substrate, determining whether substrate arcing occurred based upon analysis of the captured image and continuing processing of the substrate when no arcing is determined or stopping processing of the substrate when arcing is determined.
- the methods and apparatus described herein can decrease, if not eliminate, substrate scrap (waste), e.g., preventing other substrates from being processed in a comprised (issued) chamber, and can increase throughput.
- the one or more cameras or sensors are configured to provide an image (or photo) of the substrate to a processor of the tool 200 .
- the processor compares (e.g., using a control algorithm, artificial intelligence, etc.) the image to a baseline (or look-up table), which can comprise one or more substrate arcing patterns. If the processor determines that the image matches the one or more substrate arcing patterns, the processor can provide an indication of a fault and can immediately stop the processing sequence. Alternatively or additionally, if the processor determines that the image does not match the one or more substrate arcing patterns, the processor can continue processing of the substrate in accordance with a recipe.
- a module 218 A and a module 218 B are provided between the buffer chamber 208 and the transfer chamber 203 and are configured to receive one or more substrates from the buffer chamber 208 and/or the transfer chamber 203 during operation, as will be described in greater detail below.
- the module 218 A and a module 218 B can have transparent cover.
- the process chambers 214 A, 214 B, 214 C, 214 D, 214 E, and 214 F can comprise at least an ALD chamber, a CVD chamber, a PVD chamber, an e-beam deposition chamber, and/or an electroplating, electroless (EEP) deposition chamber.
- one or more optional service chambers may be coupled to the buffer chamber 208 .
- the service chambers 216 A and 216 B may be configured to perform other substrate processes, such as degassing, bonding, chemical mechanical polishing (CMP), substrate cleaning (preclean), wafer cleaving, etching, plasma dicing, orientation, substrate metrology, cool down, and the like.
- the one or more apparatus 213 can be installed adjacent to an opening leading to any of the process chambers 214 A, 214 B, 214 C, 214 D, 214 E, and 214 F the service chambers 216 A and 216 B, the modules 218 A and 218 F, and/or the load lock chambers 206 A and 206 B.
- the one or more apparatus 213 can be installed adjacent to a slit-valve (not shown) that opens to the 214 A, 214 B, 214 C, 214 D, 214 E, and 214 F the service chambers 216 A and 216 B, the modules 218 A and 218 F, and/or the load lock chambers 206 A and 206 B.
- the controller 202 controls the operation of the tool 200 using a direct control of the process chambers 214 A, 214 B, 214 C, 214 D, 214 E, and 214 F, and the apparatus 212 , or alternatively, by controlling the computers (or controllers) associated with the process chambers 214 A, 214 B, 214 C, 214 D, 214 E, and 214 F, the apparatus 212 , and the tool 200 .
- the controller 202 enables data collection and feedback from the respective chambers and systems to optimize performance of the tool 200 .
- the controller 202 generally includes a central processing unit 230 , a memory 234 , and a support circuit 232 .
- the central processing unit 230 may be any form of a general-purpose computer processor that can be used in an industrial setting.
- the support circuit 232 is conventionally coupled to the central processing unit 230 and may comprise a cache, clock circuits, input/output subsystems, power supplies, and the like.
- Software routines, such as processing methods as described above may be stored in the memory 234 (e.g., non-transitory computer readable storage medium) and, when executed by the central processing unit 230 , transform the central processing unit 230 into a specific purpose computer (e.g., the controller 202 ).
- the software routines may also be stored and/or executed by a second controller (not shown) that is located remotely from the tool 200 .
- one or more substrates, thermal modular assembly, or the like may be loaded into one or more of the Four FOUPS, such as 205 A, 205 B, 205 C, and 205 D ( FIG. 2 ).
- a substrate 221 (wafer) can be loaded into FOUP 205 B.
- the substrate 300 can have a diameter of 150 mm, 200 mm, 300 mm, etc.
- the substrate 221 can be formed from germanium, silicon, silicon carbide, silicon oxide, etc.
- the substrate 221 can have a 300 mm diameter and can formed from silicon.
- one or more metal layers can be deposited on the substrate 221 .
- the one or more metal layers can comprise aluminum, cobalt, copper, nitride, titanium, tantalum, etc.
- the substrate 221 can comprise a metal layer comprising cobalt and tungsten.
- the factory interface robot 238 can transfer the substrate 221 from the factory interface 204 to the processing platform 201 through, for example, the load lock chamber 206 A.
- the vacuum robot 242 can transfer the substrate 221 from the load lock chamber 206 A to and from one or more of the process chambers 214 A, 214 B, 214 C, 214 D, 214 E, and 214 F and/or the service chambers 216 A and 216 B.
- the vacuum robot 242 can transfer the substrate 221 from the load lock chamber 206 A to the service chamber 216 A where one or more of degassing, bonding, chemical mechanical polishing (CMP), substrate cleaning (preclean), wafer cleaving, etching, plasma dicing, orientation, substrate metrology, cool down can be performed.
- CMP chemical mechanical polishing
- preclean substrate cleaning
- wafer cleaving etching
- plasma dicing orientation
- substrate metrology orientation
- cool down can be performed.
- a precleaning process can be performed on the substrate 221 to remove oxide that may have formed on the metal layer.
- the one or more apparatus 213 can be used to capture an image (photo) of the substrate 221 , as will be described in greater detail below.
- the vacuum robot 242 of the buffer chamber 208 can transfer the substrate 221 from the service chamber 216 A to one of the modules 218 A and 218 B (e.g., for cool down).
- the one or more apparatus 213 can be used to capture an image (photo) of the substrate 221 , as will be described in greater detail below.
- the method 100 comprises in a process chamber, processing a substrate in a presence of an electric field.
- the vacuum robot 242 of the transfer chamber 203 can transfer the substrate 221 from one of the modules 218 A and 218 B to one of the process chambers 214 A, 214 B, 214 C, and 214 D where one or more deposition processes may be performed on the substrate 221 .
- the substrate 221 can be transferred to the process chamber 214 A where physical vapor deposition can be performed on the substrate 221 .
- one or more additional metal layers may be deposited on the metal layer previously deposited on the substrate 221 .
- the additional metal layers can be used for one or more MTM (More than Moore) applications, such as power devices, MEMS, RF, photonics, and packaging technologies, e.g., TSV.
- the method 100 comprises subsequently capturing an image of the substrate.
- one or more apparatus can used to capture an image of the substrate 221 .
- the one or more apparatus 213 can capture an image of the substrate 221 after the deposition process.
- arcing may occur during physical vapor deposition.
- the one or more apparatus 213 can capture an image of a top surface of the substrate (e.g., the deposited additional metal layer). The captured image can be transmitted to the controller 202 , via wired or wireless communication, and stored in the memory 234 .
- the method 100 comprises determining whether substrate arcing occurred based upon analysis of the captured image.
- the controller 202 can compare the captured image (image processing) with the stored substrate.
- the controller 202 can compare the captured image to at least one of a baseline (model, e.g., shape data) or a look-up table.
- the baseline can comprise a corresponding image (arcing wafer pattern) of a maximum (predetermined) amount of acceptable arcing that is stored in the memory 234 .
- the arcing wave pattern can comprise shape data on the surface (e.g., along or adjacent to a periphery of the substrate or adjacent to a center of the substrate, or any other area of the substrate.
- the method 100 comprising operations 102 - 108 can be repeated for each of the process chambers 214 A, 214 B, 214 C, 214 D, 214 E, and 214 F and/or the service chambers 216 A and 216 B.
- the method 100 comprising operations 102 - 108 can also be used in a similar manner in conjunction with the modules 218 A and 218 F and/or the load lock chambers 206 A and 206 B, e.g., metrology.
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Organic Chemistry (AREA)
- Metallurgy (AREA)
- Mechanical Engineering (AREA)
- Materials Engineering (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- General Chemical & Material Sciences (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computer Vision & Pattern Recognition (AREA)
- Quality & Reliability (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Cleaning Or Drying Semiconductors (AREA)
- Drying Of Semiconductors (AREA)
- Physical Vapour Deposition (AREA)
Abstract
Description
- Embodiments of the present disclosure generally relate to methods and apparatus for processing a substrate, and for example, to methods and apparatus that use real-time arcing detection.
- Substrate level (wafer) arcing can be a serious problem in high volume production (deposition. For example, once arcing occurs, there can be up to a 100% yield drop, due to continued substrate level arcing in a processing chamber. Current approaches for substrate level arcing detection (e.g., voltage & arc-count detection) can be somewhat limiting in that such approaches are not very accurate and are not performed in real-time (e.g., arcing is usually observed after one or more processes have been performed), which can lead to substrate scrap (arcing occurring to other substrates) and decreased throughput.
- Therefore, the inventors describe herein improved methods and apparatus for real-time arcing for processed substrates.
- Methods and apparatus for processing a substrate are provided herein. In some embodiments, a method for processing a substrate includes in a process chamber, processing a substrate in a presence of an electric field, subsequently capturing an image of the substrate, determining whether substrate arcing occurred based upon analysis of the captured image and one of continuing processing of the substrate when no arcing is determined or stopping processing of the substrate when arcing is determined.
- In accordance with at least some embodiments, a non-transitory computer readable storage medium has instructions stored thereon that when executed by a processor perform a method for processing a substrate includes in a process chamber, processing a substrate in a presence of an electric field, subsequently capturing an image of the substrate, determining whether substrate arcing occurred based upon analysis of the captured image and one of continuing processing of the substrate when no arcing is determined or stopping processing of the substrate when arcing is determined.
- Other and further embodiments of the present disclosure are described below.
- Embodiments of the present disclosure, briefly summarized above and discussed in greater detail below, can be understood by reference to the illustrative embodiments of the disclosure depicted in the appended drawings. However, the appended drawings illustrate only typical embodiments of the disclosure and are therefore not to be considered limiting of scope, for the disclosure may admit to other equally effective embodiments.
-
FIG. 1 is a flowchart of a method for processing a substrate, in accordance with at least some embodiments of the present disclosure. -
FIG. 2 is a diagram of an apparatus for performing the method ofFIG. 1 , in accordance with at least some embodiments of the present disclosure. - To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. The figures are not drawn to scale and may be simplified for clarity. Elements and features of one embodiment may be beneficially incorporated in other embodiments without further recitation.
- Embodiments of a methods and apparatus for processing a substrate are provided herein. For example, the methods and apparatus described herein use real-time arcing detection. In at least some embodiments, a method for processing a substrate can comprise processing a substrate in a presence of an electric field, subsequently capturing an image of the substrate, determining whether substrate arcing occurred based upon analysis of the captured image and continuing processing of the substrate when no arcing is determined or stopping processing of the substrate when arcing is determined. When compared to conventional methods and apparatus, the methods and apparatus described herein can decrease, if not eliminate, substrate scrap (waste), e.g., preventing other substrates from being processed in a comprised (issued) chamber, and can increase throughput.
-
FIG. 1 is a flowchart of amethod 100 for processing a substrate, andFIG. 2 is a tool 200 (or apparatus) that can used for carrying out themethod 100, in accordance with at least some embodiments of the present disclosure. Methods and apparatus described herein use one or more cameras or sensors that are positioned (installed) near a slit valve (and/or one or more modules) of a processing chamber/platform (e.g., an integrated tool), which allows real-time arc detection, e.g., once substrate arcing occurs from a specific process chamber). Similarly, the camera or sensors can also be installed above one or more process chambers that have a transparent cover, thus allowing the whole substrate to be observed from an outside of the process chamber and above the process chamber cover. In at least some embodiments, after a substrate is processed in one or more of the processing chambers of thetool 200 and transferred through the slit valve (and/or one or more modules) to another processing chamber for further processing, the one or more cameras or sensors are configured to provide an image (or photo) of the substrate to a processor of thetool 200. The processor compares (e.g., using a control algorithm, artificial intelligence, etc.) the image to a baseline (or look-up table), which can comprise one or more substrate arcing patterns. If the processor determines that the image matches the one or more substrate arcing patterns, the processor can provide an indication of a fault and can immediately stop the processing sequence. Alternatively or additionally, if the processor determines that the image does not match the one or more substrate arcing patterns, the processor can continue processing of the substrate in accordance with a recipe. - The
method 100 may be performed in thetool 200 which can include any suitable process chambers configured for one or more of physical vapor deposition (PVD), chemical vapor deposition (CVD) and/or atomic layer deposition (ALD), such as plasma enhanced ALD or thermal ALD (e.g., no plasma formation). Examples of processing systems that may be used to perform the inventive methods disclosed herein may include, but are not limited to, the one or more process chambers commercially available from Applied Materials, Inc., of Santa Clara, California. Other process chambers, including those from other manufacturers, may also be suitably used in connection with the teachings provided herein. - The
tool 200 can be embodied in individual process chambers that may be provided in a standalone configuration or as part of a cluster tool, for example, an integrated tool (the tool 200) described below with respect toFIG. 2 . Examples of the integrated tool can include, but are not limited to, the one or more process chambers commercially available from Applied Materials, Inc., of Santa Clara, California. The methods described herein may be practiced using other cluster tools having suitable process chambers coupled thereto, or in other suitable process chambers. For example, in some embodiments, the inventive methods discussed above may be performed in an integrated tool such that there are limited or no vacuum breaks between processing steps. For example, reduced vacuum breaks may limit or prevent contamination (e.g., oxidation) of one or more metal layers or other portions of the substrate. - The integrated tool includes a vacuum-tight processing platform (processing platform 201), a
factory interface 204, and acontroller 202. Theprocessing platform 201 comprises multiple process chambers, such as 214A, 214B, 214C, and 214D operatively coupled to a transfer chamber 203 (vacuum substrate transfer chamber) and 214E and 214F operatively coupled to a buffer chamber 208 (vacuum substrate buffer chamber).process chambers - The
factory interface 204 is operatively coupled to thebuffer chamber 208 by one or more load lock chambers (two load lock chambers, such 206A and 206B shown inFIG. 2 ). In at least some embodiments, one of thebuffer chamber 208 or thetransfer chamber 203 of thetool 200 can omitted. One or more modules or channels can be provided between thebuffer chamber 208 and thetransfer chamber 203 and can be configured to receive one or more substrates from thebuffer chamber 208 and/or thetransfer chamber 203. In at least some embodiments, amodule 218A and amodule 218B are provided between thebuffer chamber 208 and thetransfer chamber 203 and are configured to receive one or more substrates from thebuffer chamber 208 and/or thetransfer chamber 203 during operation, as will be described in greater detail below. As noted above, themodule 218A and amodule 218B can have transparent cover. - In some embodiments, the
factory interface 204 comprises adocking station 207, afactory interface robot 238 to facilitate the transfer of one or more semiconductor substrates (wafers). Thedocking station 207 is configured to accept one or more front opening unified pod (FOUP). Four FOUPS, such as 205A, 205B, 205C, and 205D are shown in the embodiment ofFIG. 2 . Thefactory interface robot 238 is configured to transfer the substrates from thefactory interface 204 to theprocessing platform 201 through the load lock chambers, such as 206A and 206B. Each of the 206A and 206B have a first port coupled to theload lock chambers factory interface 204 and a second port coupled to thetransfer chamber 203. The 206A and 206B are coupled to a pressure control system (not shown) which pumps down and vents theload lock chambers 206A and 206B to facilitate passing the substrates between the vacuum environment of theload lock chambers buffer chamber 208 and the substantially ambient (e.g., atmospheric) environment of thefactory interface 204. In at least some embodiments, thebuffer chamber 208 can be maintained at a substantially ambient environment. In embodiments when thebuffer chamber 208 is not used, the 206A and 206B facilitate passing the substrates between theload lock chambers transfer chamber 203 and thefactory interface 204. Thebuffer chamber 208 and thetransfer chamber 203 each have avacuum robot 242 positioned to transfer/receive one or more substrates. For example, thevacuum robot 242 of thebuffer chamber 208 is capable of receiving/transferring thesubstrates 221 between the 206A and 206B, theload lock chambers 214E and 214F, and theprocess chambers modules 218A and 218F. Similarly, thevacuum robot 242 of thetransfer chamber 203 is capable of receiving/transferring thesubstrates 221 between the 214A, 214B, 214C, and 214D and theprocess chambers modules 218A and 218F. - In some embodiments, the
214A, 214B, 214C, 214D, 214E, and 214F can comprise at least an ALD chamber, a CVD chamber, a PVD chamber, an e-beam deposition chamber, and/or an electroplating, electroless (EEP) deposition chamber. Likewise, in some embodiments, one or more optional service chambers (shown as 216A and 216B) may be coupled to theprocess chambers buffer chamber 208. The 216A and 216B may be configured to perform other substrate processes, such as degassing, bonding, chemical mechanical polishing (CMP), substrate cleaning (preclean), wafer cleaving, etching, plasma dicing, orientation, substrate metrology, cool down, and the like.service chambers - In at least some embodiments, one or
more apparatus 213 can be installed, using one or more suitable installment devices (e.g., nuts, bolts adhesives, bonds, etc.) adjacent to the 214A, 214B, 214C, 214D, 214E, and 214F theprocess chambers 216A and 216B, theservice chambers modules 218A and 218F, and/or the 206A and 206B. For example, the one orload lock chambers more apparatus 213 can be a camera, a sensor (e.g., a charge-couple device), or other suitable apparatus capable of capturing an image or photo, as will be described in greater detail below. Additionally, the one ormore apparatus 213 can be installed adjacent to an opening leading to any of the 214A, 214B, 214C, 214D, 214E, and 214F theprocess chambers 216A and 216B, theservice chambers modules 218A and 218F, and/or the 206A and 206B. For example, in at least some embodiments, the one orload lock chambers more apparatus 213 can be installed adjacent to a slit-valve (not shown) that opens to the 214A, 214B, 214C, 214D, 214E, and 214F the 216A and 216B, theservice chambers modules 218A and 218F, and/or the 206A and 206B.load lock chambers - The
controller 202 controls the operation of thetool 200 using a direct control of the 214A, 214B, 214C, 214D, 214E, and 214F, and the apparatus 212, or alternatively, by controlling the computers (or controllers) associated with theprocess chambers 214A, 214B, 214C, 214D, 214E, and 214F, the apparatus 212, and theprocess chambers tool 200. In operation, thecontroller 202 enables data collection and feedback from the respective chambers and systems to optimize performance of thetool 200. Thecontroller 202 generally includes acentral processing unit 230, amemory 234, and asupport circuit 232. Thecentral processing unit 230 may be any form of a general-purpose computer processor that can be used in an industrial setting. Thesupport circuit 232 is conventionally coupled to thecentral processing unit 230 and may comprise a cache, clock circuits, input/output subsystems, power supplies, and the like. Software routines, such as processing methods as described above may be stored in the memory 234 (e.g., non-transitory computer readable storage medium) and, when executed by thecentral processing unit 230, transform thecentral processing unit 230 into a specific purpose computer (e.g., the controller 202). The software routines may also be stored and/or executed by a second controller (not shown) that is located remotely from thetool 200. - Continuing with reference to
FIG. 1 , initially one or more substrates, thermal modular assembly, or the like may be loaded into one or more of the Four FOUPS, such as 205A, 205B, 205C, and 205D (FIG. 2 ). For example, in at least some embodiments, a substrate 221 (wafer) can be loaded intoFOUP 205B. The substrate 300 can have a diameter of 150 mm, 200 mm, 300 mm, etc. Thesubstrate 221 can be formed from germanium, silicon, silicon carbide, silicon oxide, etc. In at least some embodiments, thesubstrate 221 can have a 300 mm diameter and can formed from silicon. In at least some embodiments, one or more metal layers can be deposited on thesubstrate 221. For example, the one or more metal layers can comprise aluminum, cobalt, copper, nitride, titanium, tantalum, etc. In at least some embodiments, thesubstrate 221 can comprise a metal layer comprising cobalt and tungsten. - Once loaded, the
factory interface robot 238 can transfer thesubstrate 221 from thefactory interface 204 to theprocessing platform 201 through, for example, theload lock chamber 206A. Thevacuum robot 242 can transfer thesubstrate 221 from theload lock chamber 206A to and from one or more of the 214A, 214B, 214C, 214D, 214E, and 214F and/or theprocess chambers 216A and 216B.service chambers - For example, in at least some embodiments, the
vacuum robot 242 can transfer thesubstrate 221 from theload lock chamber 206A to theservice chamber 216A where one or more of degassing, bonding, chemical mechanical polishing (CMP), substrate cleaning (preclean), wafer cleaving, etching, plasma dicing, orientation, substrate metrology, cool down can be performed. For example, in at least some embodiments, a precleaning process can be performed on thesubstrate 221 to remove oxide that may have formed on the metal layer. In at least some embodiments, prior to or after processing in thesubstrate 221 in theservice chamber 216A, the one ormore apparatus 213 can be used to capture an image (photo) of thesubstrate 221, as will be described in greater detail below. - Next, the
vacuum robot 242 of thebuffer chamber 208 can transfer thesubstrate 221 from theservice chamber 216A to one of the 218A and 218B (e.g., for cool down). Again, prior to or after transferring themodules substrate 221 to the 218A and 218B, the one ormodules more apparatus 213 can be used to capture an image (photo) of thesubstrate 221, as will be described in greater detail below. - Next, at 102, the
method 100 comprises in a process chamber, processing a substrate in a presence of an electric field. For example, thevacuum robot 242 of thetransfer chamber 203 can transfer thesubstrate 221 from one of the 218A and 218B to one of themodules 214A, 214B, 214C, and 214D where one or more deposition processes may be performed on theprocess chambers substrate 221. In at least some embodiments, thesubstrate 221 can be transferred to theprocess chamber 214A where physical vapor deposition can be performed on thesubstrate 221. For example, during physical vapor deposition one or more additional metal layers (e.g., a relatively thick, highly uniform, low-temperature film comprising at least one of aluminum nitride, aluminum oxide, gallium arsenide, germanium, indium tin oxide, lead zirconium titanate, scandium doped aluminum nitride, silicon carbide, etc.) may be deposited on the metal layer previously deposited on thesubstrate 221. The additional metal layers can be used for one or more MTM (More than Moore) applications, such as power devices, MEMS, RF, photonics, and packaging technologies, e.g., TSV. - Next, at 104, the
method 100 comprises subsequently capturing an image of the substrate. For example, as noted above, one or more apparatus can used to capture an image of thesubstrate 221. For example, the one ormore apparatus 213 can capture an image of thesubstrate 221 after the deposition process. For example, as noted above, in view of the electric field that is present during a deposition process (e.g., physical vapor deposition or chemical vapor deposition), arcing may occur during physical vapor deposition. Accordingly, after the deposition process, under control of thecontroller 202, the one ormore apparatus 213 can capture an image of a top surface of the substrate (e.g., the deposited additional metal layer). The captured image can be transmitted to thecontroller 202, via wired or wireless communication, and stored in thememory 234. - Next, at 106, the
method 100 comprises determining whether substrate arcing occurred based upon analysis of the captured image. For example, in at least some embodiments, thecontroller 202 can compare the captured image (image processing) with the stored substrate. For example, thecontroller 202 can compare the captured image to at least one of a baseline (model, e.g., shape data) or a look-up table. For example, the baseline can comprise a corresponding image (arcing wafer pattern) of a maximum (predetermined) amount of acceptable arcing that is stored in thememory 234. For example, the arcing wave pattern can comprise shape data on the surface (e.g., along or adjacent to a periphery of the substrate or adjacent to a center of the substrate, or any other area of the substrate. Thus, thecontroller 202 can compare the captured image with the baseline to determine if an occurrence of arcing equals or exceeds the maximum (predetermined) amount of acceptable arcing. Likewise, thecontroller 202 can compare the captured image with images (a plurality of arcing wafer patterns) stored in thememory 234 to determine if an occurrence of arcing equals or exceeds the maximum (predetermined) amount of acceptable arcing. - Next, at 108, the
method 100 comprises one of continuing processing of the substrate when no arcing is determined or stopping processing of the substrate when arcing is determined. For example, if thecontroller 202 determines that the captured image substantially matches (equals) the stored image of the baseline and/or the stored images in the look-up table, thecontroller 202 can continue processing of thesubstrate 221 using one or more of the 214A, 214B, 214C, 214D, 214E, and 214F and/or theprocess chambers 216A and 216B. Conversely, if theservice chambers controller 202 determines that the captured image does substantially match (equal) the stored image of the baseline and/or the stored images in the look-up table, thecontroller 202 can stop processing of thesubstrate 221. Additionally, themethod 100 can comprise triggering a fault indication when arcing is determined. In at least some embodiments, thecontroller 202 can trigger a fault indication (e.g., alarm, visual alert, etc.) and transmit the fault indication to a user. - The
method 100 comprising operations 102-108 can be repeated for each of the 214A, 214B, 214C, 214D, 214E, and 214F and/or theprocess chambers 216A and 216B. Theservice chambers method 100 comprising operations 102-108 can also be used in a similar manner in conjunction with themodules 218A and 218F and/or the 206A and 206B, e.g., metrology.load lock chambers - While the foregoing is directed to embodiments of the present disclosure, other and further embodiments of the disclosure may be devised without departing from the basic scope thereof.
Claims (20)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US17/851,620 US20230416906A1 (en) | 2022-06-28 | 2022-06-28 | Methods and apparatus for processing a substrate |
| TW112115113A TW202401521A (en) | 2022-06-28 | 2023-04-24 | Methods and apparatus for processing a substrate |
| KR1020257002022A KR20250025741A (en) | 2022-06-28 | 2023-06-05 | Methods and devices for processing substrates |
| PCT/US2023/024402 WO2024006030A1 (en) | 2022-06-28 | 2023-06-05 | Methods and apparatus for processing a substrate |
| CN202380046490.6A CN119404219A (en) | 2022-06-28 | 2023-06-05 | Method and apparatus for processing a substrate |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US17/851,620 US20230416906A1 (en) | 2022-06-28 | 2022-06-28 | Methods and apparatus for processing a substrate |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US20230416906A1 true US20230416906A1 (en) | 2023-12-28 |
Family
ID=89323627
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US17/851,620 Pending US20230416906A1 (en) | 2022-06-28 | 2022-06-28 | Methods and apparatus for processing a substrate |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20230416906A1 (en) |
| KR (1) | KR20250025741A (en) |
| CN (1) | CN119404219A (en) |
| TW (1) | TW202401521A (en) |
| WO (1) | WO2024006030A1 (en) |
Citations (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5980194A (en) * | 1996-07-15 | 1999-11-09 | Applied Materials, Inc. | Wafer position error detection and correction system |
| US5993615A (en) * | 1997-06-19 | 1999-11-30 | International Business Machines Corporation | Method and apparatus for detecting arcs |
| US6215897B1 (en) * | 1998-05-20 | 2001-04-10 | Applied Komatsu Technology, Inc. | Automated substrate processing system |
| US20020094685A1 (en) * | 1998-03-04 | 2002-07-18 | Toshihiko Nakata | Semiconductor manufacturing methods, plasma processing methods and plasma processing apparatuses |
| US6813032B1 (en) * | 1999-09-07 | 2004-11-02 | Applied Materials, Inc. | Method and apparatus for enhanced embedded substrate inspection through process data collection and substrate imaging techniques |
| US7271891B1 (en) * | 2003-08-29 | 2007-09-18 | Kla-Tencor Technologies Corporation | Apparatus and methods for providing selective defect sensitivity |
| US7634365B2 (en) * | 2003-02-03 | 2009-12-15 | Qcept Technologies, Inc. | Inspection system and apparatus |
| US20150311129A1 (en) * | 2014-04-29 | 2015-10-29 | Lam Research Corporation | Systems and methods for detecting endpoint for through-silicon via reveal applications |
| US20170162370A1 (en) * | 2015-12-04 | 2017-06-08 | Applied Materials, Inc. | Arcing detection apparatus for plasma processing |
| US20180040460A1 (en) * | 2016-08-03 | 2018-02-08 | Lam Research Corporation | Methods and Systems for Monitoring Plasma Processing Systems and Advanced Process and Tool Control |
| US20200043764A1 (en) * | 2018-03-20 | 2020-02-06 | Tokyo Electron Limited | Self-aware and correcting heterogenous platform incorporating integrated semiconductor processing modules and method for using same |
| US20200200606A1 (en) * | 2018-12-21 | 2020-06-25 | Imec Vzw | Apparatus for Depth-Resolved Hyperspectral Imaging |
| US20200371046A1 (en) * | 2019-05-24 | 2020-11-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Systems and methods for wafer bond monitoring |
| US20200393242A1 (en) * | 2019-06-11 | 2020-12-17 | Applied Materials, Inc. | Detector for process kit ring wear |
| US10957521B2 (en) * | 2018-05-29 | 2021-03-23 | Lam Research Corporation | Image based plasma sheath profile detection on plasma processing tools |
| US20210305074A1 (en) * | 2020-03-31 | 2021-09-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and system for recognizing and addressing plasma discharge during semiconductor processes |
| US20220333248A1 (en) * | 2021-04-15 | 2022-10-20 | Jnk Tech | Substrate inspection system and a method of use thereof |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7382848B2 (en) * | 2020-02-20 | 2023-11-17 | 東京エレクトロン株式会社 | Substrate processing method and substrate processing apparatus |
| KR102884388B1 (en) * | 2020-11-06 | 2025-11-13 | 세메스 주식회사 | Apparatus for treating substrate |
-
2022
- 2022-06-28 US US17/851,620 patent/US20230416906A1/en active Pending
-
2023
- 2023-04-24 TW TW112115113A patent/TW202401521A/en unknown
- 2023-06-05 WO PCT/US2023/024402 patent/WO2024006030A1/en not_active Ceased
- 2023-06-05 CN CN202380046490.6A patent/CN119404219A/en active Pending
- 2023-06-05 KR KR1020257002022A patent/KR20250025741A/en active Pending
Patent Citations (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5980194A (en) * | 1996-07-15 | 1999-11-09 | Applied Materials, Inc. | Wafer position error detection and correction system |
| US5993615A (en) * | 1997-06-19 | 1999-11-30 | International Business Machines Corporation | Method and apparatus for detecting arcs |
| US20020094685A1 (en) * | 1998-03-04 | 2002-07-18 | Toshihiko Nakata | Semiconductor manufacturing methods, plasma processing methods and plasma processing apparatuses |
| US6215897B1 (en) * | 1998-05-20 | 2001-04-10 | Applied Komatsu Technology, Inc. | Automated substrate processing system |
| US6813032B1 (en) * | 1999-09-07 | 2004-11-02 | Applied Materials, Inc. | Method and apparatus for enhanced embedded substrate inspection through process data collection and substrate imaging techniques |
| US7634365B2 (en) * | 2003-02-03 | 2009-12-15 | Qcept Technologies, Inc. | Inspection system and apparatus |
| US7271891B1 (en) * | 2003-08-29 | 2007-09-18 | Kla-Tencor Technologies Corporation | Apparatus and methods for providing selective defect sensitivity |
| US20150311129A1 (en) * | 2014-04-29 | 2015-10-29 | Lam Research Corporation | Systems and methods for detecting endpoint for through-silicon via reveal applications |
| US20170162370A1 (en) * | 2015-12-04 | 2017-06-08 | Applied Materials, Inc. | Arcing detection apparatus for plasma processing |
| US20180040460A1 (en) * | 2016-08-03 | 2018-02-08 | Lam Research Corporation | Methods and Systems for Monitoring Plasma Processing Systems and Advanced Process and Tool Control |
| US20200043764A1 (en) * | 2018-03-20 | 2020-02-06 | Tokyo Electron Limited | Self-aware and correcting heterogenous platform incorporating integrated semiconductor processing modules and method for using same |
| US10957521B2 (en) * | 2018-05-29 | 2021-03-23 | Lam Research Corporation | Image based plasma sheath profile detection on plasma processing tools |
| US20200200606A1 (en) * | 2018-12-21 | 2020-06-25 | Imec Vzw | Apparatus for Depth-Resolved Hyperspectral Imaging |
| US20200371046A1 (en) * | 2019-05-24 | 2020-11-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Systems and methods for wafer bond monitoring |
| US20200393242A1 (en) * | 2019-06-11 | 2020-12-17 | Applied Materials, Inc. | Detector for process kit ring wear |
| US20210305074A1 (en) * | 2020-03-31 | 2021-09-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and system for recognizing and addressing plasma discharge during semiconductor processes |
| US20220333248A1 (en) * | 2021-04-15 | 2022-10-20 | Jnk Tech | Substrate inspection system and a method of use thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| TW202401521A (en) | 2024-01-01 |
| KR20250025741A (en) | 2025-02-24 |
| CN119404219A (en) | 2025-02-07 |
| WO2024006030A1 (en) | 2024-01-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11195734B2 (en) | Dual load lock chamber | |
| US11587799B2 (en) | Methods and apparatus for processing a substrate | |
| WO2018039419A1 (en) | Multi chamber processing system with shared vacuum systems | |
| US20230416906A1 (en) | Methods and apparatus for processing a substrate | |
| US20240038557A1 (en) | Methods and apparatus for processing a substrate | |
| WO2023015117A1 (en) | Apparatus for removing etch stop layers | |
| US20230017955A1 (en) | System and method for cleaning a pre-clean process chamber | |
| US20220181142A1 (en) | Methods and apparatus for processing a substrate | |
| US12288704B2 (en) | Methods and apparatus for processing a substrate | |
| US12449327B2 (en) | Method and apparatus for lamp housing crack detection | |
| EP4295387A1 (en) | Methods and apparatus for processing a substrate | |
| US11756925B2 (en) | Methods and apparatus for vacuum processing a substrate | |
| US12104243B2 (en) | Methods and apparatus for processing a substrate | |
| US12334394B2 (en) | Methods and apparatus for selective etch stop capping and selective via open for fully landed via on underlying metal | |
| US11881436B2 (en) | Pre and post processing metrology apparatus | |
| EP4272248A1 (en) | Methods and apparatus for processing a substrate | |
| KR20150098973A (en) | Cluster type semiconductor processing apparatus and method for manufacturing semiconductor device using the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
| AS | Assignment |
Owner name: APPLIED MATERIALS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KLOCKE, JOHN;HOERNER, BRIDGER EARL;SIGNING DATES FROM 20220718 TO 20220818;REEL/FRAME:060896/0563 Owner name: APPLIED MATERIALS SINGAPORE TECHNOLOGY PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHONG, YAOYING;HOI, SIEW KIT;SIGNING DATES FROM 20220701 TO 20220703;REEL/FRAME:060896/0790 |
|
| AS | Assignment |
Owner name: APPLIED MATERIALS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:APPLIED MATERIALS SINGAPORE TECHNOLOGY PTE. LTD.;REEL/FRAME:060993/0039 Effective date: 20220902 |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION COUNTED, NOT YET MAILED |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |