[go: up one dir, main page]

US20120326165A1 - Hemt including ain buffer layer with large unevenness - Google Patents

Hemt including ain buffer layer with large unevenness Download PDF

Info

Publication number
US20120326165A1
US20120326165A1 US13/528,684 US201213528684A US2012326165A1 US 20120326165 A1 US20120326165 A1 US 20120326165A1 US 201213528684 A US201213528684 A US 201213528684A US 2012326165 A1 US2012326165 A1 US 2012326165A1
Authority
US
United States
Prior art keywords
buffer layer
hemt
layer
thickness
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/528,684
Inventor
Ken Nakata
Keiichi YUI
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Assigned to SUMITOMO ELECTRIC INDUSTRIES, LTD. reassignment SUMITOMO ELECTRIC INDUSTRIES, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: YUI, KEIICHI, NAKATA, KEN
Publication of US20120326165A1 publication Critical patent/US20120326165A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02378Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • H01L21/02458Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02502Layer structure consisting of two layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/015Manufacture or treatment of FETs having heterojunction interface channels or heterojunction gate electrodes, e.g. HEMT
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/40FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having 2D charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • H10D30/471High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
    • H10D30/473High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having confinement of carriers by multiple heterojunctions, e.g. quantum well HEMT
    • H10D30/4732High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having confinement of carriers by multiple heterojunctions, e.g. quantum well HEMT using Group III-V semiconductor material
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/40FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having 2D charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • H10D30/471High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
    • H10D30/475High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having wider bandgap layer formed on top of lower bandgap active layer, e.g. undoped barrier HEMTs such as i-AlGaN/GaN HEMTs
    • H10D30/4755High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having wider bandgap layer formed on top of lower bandgap active layer, e.g. undoped barrier HEMTs such as i-AlGaN/GaN HEMTs having wide bandgap charge-carrier supplying layers, e.g. modulation doped HEMTs such as n-AlGaAs/GaAs HEMTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/85Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
    • H10D62/8503Nitride Group III-V materials, e.g. AlN or GaN

Definitions

  • the present invention relates to a semiconductor device, in particular, the invention relates to a semiconductor device made of primarily nitride material.
  • a nitride semiconductor has been practically applied in a high-frequency device as a type of, what is called, a high electron mobility transistor (HEMT).
  • HEMT generally forms a two-dimensional electron gas (2DEG) introduced in the channel layer at the interface against the doped layer, and 2DEG may operate as carriers in the HEMT.
  • 2DEG two-dimensional electron gas
  • electrons introduced in 2DEG are sometimes captured in traps caused in the nitride semiconductor material, which reduces the current flowing in the HEMT and degrades the performance thereof.
  • JP-2006-147663A has disclosed a technique to suppress the reduction of the current by enhancing the crystal quality of gallium nitride (GaN).
  • One aspect of the present invention relates to a method to form a HEMT using nitride semiconductor materials.
  • the method includes steps of: (a) growing a buffer layer made of AlN on a semiconductor substrate; (b) growing a channel layer made of GaN on the buffer layer; and (c) growing a doped layer made of AlGaN on the channel layer.
  • a feature of the method is that AlN buffer layer is grown under a peculiar pressure exceeding 20 kPa.
  • the buffer layer grown under such a condition above inherently has unevenness in a thickness thereof, for instance, a difference between a thickest value and a thinnest value exceeds 6 nm even when an average thickness is greater than 6 nm.
  • the buffer layer above described has a feature that an inverse of an average of inverse thickness thereof is less than 10 nm.
  • the buffer layer of the embodiment has such a greater unevenness, carriers captured in traps in the substrate may be easily released back to the channel layer, or to the two dimensional electron gas induced in the interface between the channel layer and the doped layer, which may reduce the reduction of the current flowing the HEMT.
  • the buffer layer is preferably grown under a pressure of 25 kPa, and a temperature exceeding 1000° C.
  • the HEMT of the embodiment comprises an AlN buffer layer, A GaN channel layer, and an AlGaN doped layer, where they are sequentially grown on a SiC substrate.
  • the HEMT of the embodiment has a feature that the AlN buffer layer has an average thickness thereof thinner than 20 nm but a large unevenness of a difference between a thickest thickness and a thinnest thickness is greater than 6 nm.
  • the buffer layer of the embodiment inherently has a portion with smaller thickness, the buffer layer may accelerate carriers captured in traps contained in the SiC substrate to be released back to the channel layer, which may reduce the reduction of the current in the channel layer.
  • FIG. 1A shows a cross section of a HEMT according to a comparable example of the present invention
  • FIG. 1B shows a band diagram of the HEMT shown in FIG. 1A ;
  • FIG. 2 shows a current variation of the HEMT against a thickness of the buffer layer according to the comparable example of the invention
  • FIG. 3A shows a cross section of a HEMT according to an embodiment of the invention
  • FIG. 3B schematically shows an unevenness of the surface of the buffer layer measured by the atomic force microscope
  • FIG. 4 shows a band diagram of the HEMT according to the first embodiment of the invention.
  • FIG. 5 compares the current variation of the HEMT against the average thickness with that of the inverse average thickness.
  • FIG. 1A shows a cross section of a HEMT 100 R according to the comparable example.
  • the HEMT includes a substrate 110 which may be made of silicon carbide (SiC), a buffer layer 112 , a channel layer 114 , a doped layer 116 , electrodes of the source 120 , the drain 122 , and the gate 124 , and a protection layer 126 .
  • SiC silicon carbide
  • the buffer layer 112 which may be made of aluminum nitride (AlN), is grown homogeneously on the substrate 110 under a condition of: source materials of tri-methyl-aluminum (TAM) and ammonia (NH 3 ), a temperature of 1080° C., and a pressure of 13.3 kPa, where these conditions are quite popular to obtain an AlN layer.
  • a context “homogeneous” means that it is grown so as to have a uniform thickness and has no unevenness greater than a measurement error by the conditions above described.
  • the channel layer 114 grown on the buffer layer 112 may be made of GaN with a thickness of about 1200 nm.
  • the doped layer 116 provided on the channel layer 114 may be made of aluminum gallium nitride (AlGaN) with a thickness of about 20 nm.
  • Ohmic electrodes of the source 120 and the drain 122 are made of stacked metal of titanium and aluminum (Ti/Al), or tantalum and aluminum (Ta/Al), where Ti or Ta is in contact with the doped layer 116 .
  • the gate electrode 124 may be also a stacked metal of nickel and aluminum (Ni/Al), where Ni is in contact with the doped layer 116 .
  • the gate electrode 124 is formed between two ohmic electrodes of the source 120 and the drain 122 .
  • the semiconductor layers from the buffer layer 112 to the doped layer 116 are sequentially grown epitaxially on the substrate 110 .
  • Surfaces of the doped layer 116 exposed between the electrodes, 120 to 124 may be protected by an insulating film 126 made of, for instance, silicon nitride (SiN).
  • the HEMT 100 R shown in FIG. 1 may flow a current in 2DEG formed at the interface between the channel layer 114 and the doped layer 116 between two ohmic electrodes, 120 and 122 , and this current may be modulated by a bias applied to the gate electrode 124 , thus, the HEMT 100 R may show an amplifying function.
  • the carriers, namely electrons, in 2DEG are sometimes captured by traps contained in, for instance, the channel layer 14 , which reduces the current flowing in 2DEG.
  • Irons (Fe) and/or carbons (C) unintentionally contained in the channel layer 114 may cause traps therein. Reducing the concentration of such impurities to qualify GaN channel layer 114 , the traps induced in the channel layer 114 may be decreased. However, even when the channel layer 114 is so qualified, electrons in 2DEG may be further captured by traps in the substrate 110 .
  • FIG. 1B schematically shows the band diagram of the HEMT 100 R of the comparable example shown in FIG. 1A .
  • Ef corresponding to a broken line denotes the Fermi level
  • Ec to the solid line shows the conduction band
  • the meshed area denotes 2DEG.
  • the conduction band of the channel layer 114 is lowered toward the Fermi energy by the qualification thereof, which may suppress the formation of the traps in the channel layer 114 .
  • the buffer layer 112 equivalently operates an a barrier between the channel layer 114 and the substrate 110 , namely, the buffer layer 112 may suppress the capture of electrons in 2DEG by the substrate 110 . The suppression of the capture may be enhanced by thickening the buffer layer 112 .
  • HEMT 100 R While, when an excess stress is applied to HEMT 100 R, for instance, an extraordinary high voltage is applied thereto, electrons in 2DEG may transcend the buffer layer 112 and captured by the substrate 110 as shown in an arrow appeared in FIG. 1B . The capture of electrons raises the conduction band, which equivalently reduces the carrier concentration in 2DEG to lower the current thereof.
  • the comparable example of HEMT 100 R in the substrate 110 thereof may trap electrons in the channel layer 114 to reduce the usable current thereof.
  • electrons captured in the substrate 110 may be released back to the channel layer 114 , which equivalently means that a leak current flowing from the substrate 110 to the channel layer 114 may be increased.
  • Dislocations are caused in the buffer layer 112 due to a difference of the lattice constant between SiC substrate 110 and AlN buffer layer 112 , and one type of the leak current, or the release of carriers, accelerated by such dislocations are generally called as Poole-Frenkel effect.
  • the magnitude of the leak current due to the emission of electrons from the traps in the substrate 110 depends on a thickness of the buffer layer 112 . A thinner buffer layer may enhance the emission of electrons into the channel layer 114 .
  • a device under experiment had the layer structure same as those shown in FIG. 1A , but the gate electrode 124 thereof had a stacked metal of nickel and gold (Ni/Au) instead of Ni/Al.
  • the variation of the drain current was measured as varying the thickness of the buffer layer 112 .
  • the variation of the drain current was measured under the condition of: a drain current Ids of 10 mA was first induced by applying the drain bias Vds of 50V and adjusting the gate bias; then, a stress was applied under a condition of the gate bias Vgs of ⁇ 10V and the drain bias Vds of 100V for five minutes; finally, the drain current was measured again under the gate bias Vds of 50V, which was the same conditions with those before the stress above was applied thereto. A ratio of the drain current after and before the stress was applied thereto was investigated as an index of the leak current.
  • FIG. 2 shows the variation of the drain current against the thickness T of the buffer layer 112 .
  • the sample used in this experiment had the buffer layer 112 with substantially no unevenness, which practically and visually verified.
  • the variation 0% means that the drain current was invariant before and after the stress was applied, while, the variation of 100% means the drain current became 0 mA after the stress was applied.
  • the variation of the drain current reduces as the thickness T of the buffer layer 112 becomes thinner.
  • the variation, or the reduction, of the drain current exceeds 90% when the buffer layer 112 has the thickness T of 50 nm; while, the variation reduces to about 60% for the thickness T of about 20 nm.
  • the variation further reduces to 20% at the thickness T of 15 nm, less than 10% for the thickness T of about 10 nm, and becomes about 5% at the thickness T of about 6 nm.
  • a thinner buffer layer 112 may reduces the reduction of the current flowing in the channel layer by increasing the carriers emitted from the substrate 110 and injected into 2DEG.
  • a thinner buffer layer 112 is hard to grow, in particular, a buffer layer with a thickness equal to or less than 6 nm is quite hard to grow with good reproducibility.
  • An uneven buffer layer may scatter the performance of the HEMT. Accordingly, a method to form a thinner buffer layer in stable and reproducible compatible with the suppression of the reduction of carriers in 2DEG is inevitable.
  • FIG. 3A shows a cross section of a HEMT according to the first embodiment of the invention. Arrangements of the HEMT 100 shown in FIG. 3A same as those shown in FIG. 1 will be omitted in their explanations.
  • the HEMT 100 includes a substrate 10 , a buffer layer 12 , a channel layer 14 , a doped layer 16 , electrodes of the source 20 , the drain 22 , and the gate 24 , and a protection film 26 , each layers and electrodes are stacked on the substrate 10 in this order.
  • the buffer layer 12 is provided on the substrate 10 , the channel layer 14 is stacked on the buffer layer 12 , the doped layer 16 is stacked on the channel layer 14 ; and the electrodes, 20 to 24 , are provided on the doped layer 16 .
  • the buffer layer 12 may be made of aluminum nitride (AlN) and has an uneven top surface.
  • FIG. 3A schematically illustrates the unevenness of the top of the buffer layer 12 , whose depths and counts are schematically appeared only for the explanations.
  • a feature of the HEMT 100 shown in FIG. 3A is that the buffer layer 12 is grown at a pressure of 26.6 kPa, which is twice as that for the comparable example of the HEMT 100 R shown in FIG. 1A .
  • the unevenness of the top of the buffer layer 12 was measured by Atomic Force Microscope, which is generally called as AFM.
  • FIG. 3B shows the magnitude of the unevenness in the vertical axis thereof, while, the horizontal axis corresponds to the lateral position relative to a point from which the measurement by the AFM started. As FIG. 3B shows, the top of the buffer layer 12 shows a large unevenness.
  • the thickness of the buffer layer 12 in a specimen for the AFM measurement was about 9 nm in a thinnest point; while it was 26 nm in a thickest point. In other words, a difference between the thickest and the thinnest was about 17 nm.
  • the “average thickness” may be defined by an average of thicknesses of the buffer layer 12
  • the “inverse average thickness” may be defined as the inverse of an average of the inverse thicknesses.
  • the specimen under the measurement has the buffer layer whose average thickness is about 20 nm, while, the inverse average thickness is about 15 nm, that is, the top of the buffer layer 12 of the present embodiment has relatively large unevenness compared with those of the comparable embodiment shown in FIG. 2 .
  • FIG. 4 schematically illustrates the band diagram of the HEMT 100 according to the present embodiment, where FIG. 4 corresponds to a portion where the buffer layer 12 in the thickness thereof is relatively thinner. Comparing the band diagram shown in FIG. 4 with that shown in FIG. 1B , because the buffer layer 12 becomes so thin, carriers captured in the substrate 10 , exactly, captured by traps in the substrate 10 are easily released to the channel layer 14 by tunneling the barrier formed by the buffer layer 12 as shown in an arrow in FIG. 4 . Accordingly, such a thinner portion effectively operates as a carrier leak path. Releasing the carriers, namely, electrons, to the channel layer 14 , the lift up of the conduction band may be suppressed to maintain the carrier concentration in 2DEG in high.
  • the HEMT 100 shown in FIG. 3A has the drain and source electrodes, 20 and 22 , made of stacked metals of Ti/Al, while the gate electrode 24 thereof made of stacked metals of Ni/Au.
  • FIG. 5 shows behaviors of the reduction of the current against the average thickness and the inverse average thickness.
  • the reduction of the current becomes smaller as the average thickness and the inverse average thickness becomes smaller.
  • the inverse average thickness shows a smaller thickness.
  • the average thickness of about 25 nm shows the reduction of 60%; while, the inverse average thickness of about 20 nm shows the same reduction.
  • the average thickness is thinner than 15 nm, while, the inverse average thickness is thinner than 10 nm.
  • the average thickness less than 15 nm, or the inverse average thickness less than 10 nm shows the reduction of the current less than 5%.
  • the inverse average thickness in FIG. 5 is necessary to be roughly same as the thickness T in FIG. 2 to get the reduction in the current roughly same to each other.
  • a thinner buffer layer 112 becomes hard to be grown stably. While, in the present embodiment, a same reduction in the current may be obtained under a condition where the inverse average thickness becomes smaller but the average thickness may be larger than the inverse average thickness. For instance, even when the inverse average thickness of 6 nm is selected, the average thickness may be stayed in 10 nm. Thus, the conditions to grow the buffer layer 12 stably may be consistent with the reduction in the current less than 5%.
  • the HEMT 100 includes a substrate 10 made of silicon carbide (SiC), a buffer layer 12 made aluminum nitride (AlN), a channel layer 12 made of gallium nitride (GaN), a doped layer 16 made of AlGaN, and three electrodes of the source 20 , the drain 22 and the gate 24 .
  • the inverse average thickness of the buffer layer 12 is thinner than 20 nm.
  • a conventional growing process may stably grown a buffer layer 12 with a dispersion of the thickness thereof, namely, a difference between the thickest and the thinnest is greater than 6 nm.
  • a buffer layer with a superior flatness is hard to grow, but a buffer layer 12 , which has the reverse average thickness less than 20 nm and the difference between the thickest and the thinnest is greater than 6 nm, may be stably and repeatedly available.
  • a buffer layer 12 with the thickness dispersion, namely, a difference between the thickest and the thinnest, is greater than 10 nm may be further available.
  • thinner portions of such a buffer layer becomes a current leak path to release carriers captured and trapped in centers in the substrate 10 .
  • the HEMT 100 of the first embodiment may suppress the reduction of the drain current.
  • the inverse average thickness less than 15 nm may reduce the current reduction less than 20%; the inverse average thickness less than 10 nm results in the current reduction of about 5%. Finally, the inverse average thickness of 5 to 6 nm, the current reduction less than 5% may be available. Thus, making the inverse average thickness thinner, the current reduction may be effectively suppressed, while, an increased average thickness makes it possible to grown the buffer layer 12 stably.
  • the average thickness is thicker than 6 nm to grow the layer stably. Thickness dispersion, a difference between the thickest and thinnest thereof, may be, for instance, greater than 12 nm, preferably greater than 15 nm.
  • the buffer layer 12 may have a thickness from 9 to 26 nm, but this thickness is variable.
  • the channel layer 14 is preferably made of undoped GaN to prevent traps from being induced therein.
  • An undoped GaN may facilitate the capture of electrons in 2DEG by the substrate 10 .
  • the unevenness of the buffer layer 12 may accelerate the release of the captured electrons, which may effectively suppress the reduction of the drain current.
  • a process to form the HEMT of the first embodiment will be described.
  • a series of semiconductor layers is grown on SiC substrate 10 by, for instance, Metal Organic Chemical Vapor Deposition (MOCVD) technique.
  • the semiconductor layers include the buffer layer, the channel layer, and the doped layer.
  • the table below summarizes the growth conditions of respective layers, 12 to 16 .
  • the buffer layer 12 is inherently grown under the Stranski-Krastanov Growth Mode with the island structure as shown in FIG. 3A .
  • the pressure under which the buffer layer 12 is grown is set to be typically around 13.3 kPa.
  • the buffer layer 12 with an uneven thickness as those of the present embodiment the pressure may be set in quite high around 26.6 kPa, twice of the conventional value.
  • An uneven AlN layer according to the present embodiment may be grown under a higher pressure preferably over 20 kPa, or further preferably over 25 kPa.
  • Other conditions such as the growth temperature, a flow rate of TMG, those of NH 3 , and so on, may be adjustable to obtain an uneven top of AlN buffer layer.
  • the process may cover the grown semiconductor layers by the first SiN film.
  • Ohmic electrodes of the source and the drain, and the control electrode of the gate are formed by a sequential step of: exposing the surface of the doped layer 16 by removing a portion of the SiN film; and depositing a metal stack of titanium (Ti) and aluminum (Al) on the exposed surface of the doped layer 161 ; annealing the thus deposited ohmic metal; expositing a portion of the doped layer 16 between two ohmic electrodes by removing the SiN film; depositing another metal stack of nickel (Ni) and gold (Au); and annealing thus deposited gate metal. Finally, covering the ohmic and gate metal by the second SiN film.
  • the process to manufacture the HEMT 100 may be completed.
  • the second SiN film accompanied with the first SiN film may operate as a protection layer 26 .
  • the HEMT may provide a cap layer, which may be made of nitride semiconductor material such as GaN, on the doped layer 15 , and the electrodes may be formed on this cap layer.
  • the embodiment described above provides the doped layer made of AlGaN.
  • other nitride semiconductor materials may be applicable as the doped layer 16 .
  • the nitride semiconductor material is generally regarded as a compound semiconductor material containing nitrogen (N), for instance, InAlN, InGaN, InN, AlInGaN, and so on are known as a nitride semiconductor material.
  • the doped layer 16 may be made of InAlN, AlInGaN and so on.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

A HEMT comprised of nitride semiconductor materials is disclosed. The HEMT includes, on a SiC substrate, a AlN buffer layer, a GaN channel layer, and a AlGaN doped layer. A feature of the HEMT is that the AlN buffer layer is grown on an extraordinary condition of the pressure, and has a large unevenness in a thickness thereof to enhance the release of carriers captured in traps in the substrate back to the channel layer.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a semiconductor device, in particular, the invention relates to a semiconductor device made of primarily nitride material.
  • 2. Related Background Arts
  • A nitride semiconductor has been practically applied in a high-frequency device as a type of, what is called, a high electron mobility transistor (HEMT). A HEMT generally forms a two-dimensional electron gas (2DEG) introduced in the channel layer at the interface against the doped layer, and 2DEG may operate as carriers in the HEMT. However, electrons introduced in 2DEG are sometimes captured in traps caused in the nitride semiconductor material, which reduces the current flowing in the HEMT and degrades the performance thereof. One prior art, Japanese Patent Application published as JP-2006-147663A, has disclosed a technique to suppress the reduction of the current by enhancing the crystal quality of gallium nitride (GaN).
  • SUMMARY OF THE INVENTION
  • One aspect of the present invention relates to a method to form a HEMT using nitride semiconductor materials. The method includes steps of: (a) growing a buffer layer made of AlN on a semiconductor substrate; (b) growing a channel layer made of GaN on the buffer layer; and (c) growing a doped layer made of AlGaN on the channel layer. A feature of the method is that AlN buffer layer is grown under a peculiar pressure exceeding 20 kPa.
  • The buffer layer grown under such a condition above inherently has unevenness in a thickness thereof, for instance, a difference between a thickest value and a thinnest value exceeds 6 nm even when an average thickness is greater than 6 nm. The buffer layer above described has a feature that an inverse of an average of inverse thickness thereof is less than 10 nm.
  • Because the buffer layer of the embodiment has such a greater unevenness, carriers captured in traps in the substrate may be easily released back to the channel layer, or to the two dimensional electron gas induced in the interface between the channel layer and the doped layer, which may reduce the reduction of the current flowing the HEMT. The buffer layer is preferably grown under a pressure of 25 kPa, and a temperature exceeding 1000° C.
  • Another aspect according to an embodiment of the invention relates to an electronic device called as the HEMT. The HEMT of the embodiment comprises an AlN buffer layer, A GaN channel layer, and an AlGaN doped layer, where they are sequentially grown on a SiC substrate. The HEMT of the embodiment has a feature that the AlN buffer layer has an average thickness thereof thinner than 20 nm but a large unevenness of a difference between a thickest thickness and a thinnest thickness is greater than 6 nm.
  • Because the buffer layer of the embodiment inherently has a portion with smaller thickness, the buffer layer may accelerate carriers captured in traps contained in the SiC substrate to be released back to the channel layer, which may reduce the reduction of the current in the channel layer.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The foregoing and other purposes, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:
  • FIG. 1A shows a cross section of a HEMT according to a comparable example of the present invention, and FIG. 1B shows a band diagram of the HEMT shown in FIG. 1A;
  • FIG. 2 shows a current variation of the HEMT against a thickness of the buffer layer according to the comparable example of the invention;
  • FIG. 3A shows a cross section of a HEMT according to an embodiment of the invention, and FIG. 3B schematically shows an unevenness of the surface of the buffer layer measured by the atomic force microscope;
  • FIG. 4 shows a band diagram of the HEMT according to the first embodiment of the invention; and
  • FIG. 5 compares the current variation of the HEMT against the average thickness with that of the inverse average thickness.
  • DESCRIPTION OF EMBODIMENTS
  • One comparable example will be first described. FIG. 1A shows a cross section of a HEMT 100R according to the comparable example. As shown in FIG. 1A, the HEMT includes a substrate 110 which may be made of silicon carbide (SiC), a buffer layer 112, a channel layer 114, a doped layer 116, electrodes of the source 120, the drain 122, and the gate 124, and a protection layer 126.
  • The buffer layer 112, which may be made of aluminum nitride (AlN), is grown homogeneously on the substrate 110 under a condition of: source materials of tri-methyl-aluminum (TAM) and ammonia (NH3), a temperature of 1080° C., and a pressure of 13.3 kPa, where these conditions are quite popular to obtain an AlN layer. A context “homogeneous” means that it is grown so as to have a uniform thickness and has no unevenness greater than a measurement error by the conditions above described. The channel layer 114 grown on the buffer layer 112 may be made of GaN with a thickness of about 1200 nm. The doped layer 116 provided on the channel layer 114 may be made of aluminum gallium nitride (AlGaN) with a thickness of about 20 nm. Ohmic electrodes of the source 120 and the drain 122 are made of stacked metal of titanium and aluminum (Ti/Al), or tantalum and aluminum (Ta/Al), where Ti or Ta is in contact with the doped layer 116. The gate electrode 124 may be also a stacked metal of nickel and aluminum (Ni/Al), where Ni is in contact with the doped layer 116. The gate electrode 124 is formed between two ohmic electrodes of the source 120 and the drain 122. The semiconductor layers from the buffer layer 112 to the doped layer 116 are sequentially grown epitaxially on the substrate 110. Surfaces of the doped layer 116 exposed between the electrodes, 120 to 124, may be protected by an insulating film 126 made of, for instance, silicon nitride (SiN).
  • The HEMT 100R shown in FIG. 1 may flow a current in 2DEG formed at the interface between the channel layer 114 and the doped layer 116 between two ohmic electrodes, 120 and 122, and this current may be modulated by a bias applied to the gate electrode 124, thus, the HEMT 100R may show an amplifying function.
  • However, the carriers, namely electrons, in 2DEG are sometimes captured by traps contained in, for instance, the channel layer 14, which reduces the current flowing in 2DEG. Irons (Fe) and/or carbons (C) unintentionally contained in the channel layer 114 may cause traps therein. Reducing the concentration of such impurities to qualify GaN channel layer 114, the traps induced in the channel layer 114 may be decreased. However, even when the channel layer 114 is so qualified, electrons in 2DEG may be further captured by traps in the substrate 110.
  • FIG. 1B schematically shows the band diagram of the HEMT 100R of the comparable example shown in FIG. 1A. In FIG. 1B, Ef corresponding to a broken line denotes the Fermi level, Ec to the solid line shows the conduction band; and the meshed area denotes 2DEG.
  • As shown in a thick arrow in FIG. 1B, the conduction band of the channel layer 114 is lowered toward the Fermi energy by the qualification thereof, which may suppress the formation of the traps in the channel layer 114. Because the comparable example applies a wide bandgap material to the buffer layer 112, where aluminum nitride (AlN) is used in the example of FIG. 1B, the buffer layer 112 equivalently operates an a barrier between the channel layer 114 and the substrate 110, namely, the buffer layer 112 may suppress the capture of electrons in 2DEG by the substrate 110. The suppression of the capture may be enhanced by thickening the buffer layer 112.
  • While, when an excess stress is applied to HEMT 100R, for instance, an extraordinary high voltage is applied thereto, electrons in 2DEG may transcend the buffer layer 112 and captured by the substrate 110 as shown in an arrow appeared in FIG. 1B. The capture of electrons raises the conduction band, which equivalently reduces the carrier concentration in 2DEG to lower the current thereof. Thus, the comparable example of HEMT 100R in the substrate 110 thereof may trap electrons in the channel layer 114 to reduce the usable current thereof.
  • In order to suppress the reduction of the current in 2DEG, electrons captured in the substrate 110 may be released back to the channel layer 114, which equivalently means that a leak current flowing from the substrate 110 to the channel layer 114 may be increased. Dislocations are caused in the buffer layer 112 due to a difference of the lattice constant between SiC substrate 110 and AlN buffer layer 112, and one type of the leak current, or the release of carriers, accelerated by such dislocations are generally called as Poole-Frenkel effect. The magnitude of the leak current due to the emission of electrons from the traps in the substrate 110 depends on a thickness of the buffer layer 112. A thinner buffer layer may enhance the emission of electrons into the channel layer 114.
  • One experiment was carried out to investigate the leak current due to the emission from the traps in the substrate. A device under experiment had the layer structure same as those shown in FIG. 1A, but the gate electrode 124 thereof had a stacked metal of nickel and gold (Ni/Au) instead of Ni/Al. The variation of the drain current was measured as varying the thickness of the buffer layer 112. The variation of the drain current was measured under the condition of: a drain current Ids of 10 mA was first induced by applying the drain bias Vds of 50V and adjusting the gate bias; then, a stress was applied under a condition of the gate bias Vgs of −10V and the drain bias Vds of 100V for five minutes; finally, the drain current was measured again under the gate bias Vds of 50V, which was the same conditions with those before the stress above was applied thereto. A ratio of the drain current after and before the stress was applied thereto was investigated as an index of the leak current.
  • FIG. 2 shows the variation of the drain current against the thickness T of the buffer layer 112. The sample used in this experiment had the buffer layer 112 with substantially no unevenness, which practically and visually verified. The variation 0% means that the drain current was invariant before and after the stress was applied, while, the variation of 100% means the drain current became 0 mA after the stress was applied.
  • As shown in FIG. 2, the variation of the drain current reduces as the thickness T of the buffer layer 112 becomes thinner. For instance, the variation, or the reduction, of the drain current exceeds 90% when the buffer layer 112 has the thickness T of 50 nm; while, the variation reduces to about 60% for the thickness T of about 20 nm. Similarly, the variation further reduces to 20% at the thickness T of 15 nm, less than 10% for the thickness T of about 10 nm, and becomes about 5% at the thickness T of about 6 nm. Thus, a thinner buffer layer 112 may reduces the reduction of the current flowing in the channel layer by increasing the carriers emitted from the substrate 110 and injected into 2DEG.
  • However, such a thinner buffer layer 112 is hard to grow, in particular, a buffer layer with a thickness equal to or less than 6 nm is quite hard to grow with good reproducibility. An uneven buffer layer may scatter the performance of the HEMT. Accordingly, a method to form a thinner buffer layer in stable and reproducible compatible with the suppression of the reduction of carriers in 2DEG is inevitable.
  • Next, some preferred embodiment according to the present invention will be described as referring to drawings.
  • First Embodiment
  • FIG. 3A shows a cross section of a HEMT according to the first embodiment of the invention. Arrangements of the HEMT 100 shown in FIG. 3A same as those shown in FIG. 1 will be omitted in their explanations. The HEMT 100 includes a substrate 10, a buffer layer 12, a channel layer 14, a doped layer 16, electrodes of the source 20, the drain 22, and the gate 24, and a protection film 26, each layers and electrodes are stacked on the substrate 10 in this order.
  • Specifically, the buffer layer 12 is provided on the substrate 10, the channel layer 14 is stacked on the buffer layer 12, the doped layer 16 is stacked on the channel layer 14; and the electrodes, 20 to 24, are provided on the doped layer 16. Moreover, the buffer layer 12 may be made of aluminum nitride (AlN) and has an uneven top surface. FIG. 3A schematically illustrates the unevenness of the top of the buffer layer 12, whose depths and counts are schematically appeared only for the explanations. A feature of the HEMT 100 shown in FIG. 3A is that the buffer layer 12 is grown at a pressure of 26.6 kPa, which is twice as that for the comparable example of the HEMT 100R shown in FIG. 1A.
  • The unevenness of the top of the buffer layer 12 was measured by Atomic Force Microscope, which is generally called as AFM. FIG. 3B shows the magnitude of the unevenness in the vertical axis thereof, while, the horizontal axis corresponds to the lateral position relative to a point from which the measurement by the AFM started. As FIG. 3B shows, the top of the buffer layer 12 shows a large unevenness.
  • The thickness of the buffer layer 12 in a specimen for the AFM measurement was about 9 nm in a thinnest point; while it was 26 nm in a thickest point. In other words, a difference between the thickest and the thinnest was about 17 nm. The “average thickness” may be defined by an average of thicknesses of the buffer layer 12, while, the “inverse average thickness” may be defined as the inverse of an average of the inverse thicknesses. Then, the specimen under the measurement has the buffer layer whose average thickness is about 20 nm, while, the inverse average thickness is about 15 nm, that is, the top of the buffer layer 12 of the present embodiment has relatively large unevenness compared with those of the comparable embodiment shown in FIG. 2.
  • The band structure of the present embodiment will be described. FIG. 4 schematically illustrates the band diagram of the HEMT 100 according to the present embodiment, where FIG. 4 corresponds to a portion where the buffer layer 12 in the thickness thereof is relatively thinner. Comparing the band diagram shown in FIG. 4 with that shown in FIG. 1B, because the buffer layer 12 becomes so thin, carriers captured in the substrate 10, exactly, captured by traps in the substrate 10 are easily released to the channel layer 14 by tunneling the barrier formed by the buffer layer 12 as shown in an arrow in FIG. 4. Accordingly, such a thinner portion effectively operates as a carrier leak path. Releasing the carriers, namely, electrons, to the channel layer 14, the lift up of the conduction band may be suppressed to maintain the carrier concentration in 2DEG in high.
  • The stress test was carried out as those performed in FIG. 2. That is, the drain current in the channel layer 14 shown in FIG. 3A was compared in before and after the electrical stress of a condition that the gate bias Vg=−10V and the drain bias Vds=100V for 5 minutes was applied thereto. The HEMT 100 shown in FIG. 3A has the drain and source electrodes, 20 and 22, made of stacked metals of Ti/Al, while the gate electrode 24 thereof made of stacked metals of Ni/Au.
  • FIG. 5 shows behaviors of the reduction of the current against the average thickness and the inverse average thickness. Referring to FIG. 5, the reduction of the current becomes smaller as the average thickness and the inverse average thickness becomes smaller. Moreover, comparing the reduction of current for respective indices, the inverse average thickness shows a smaller thickness.
  • For instance, the average thickness of about 25 nm shows the reduction of 60%; while, the inverse average thickness of about 20 nm shows the same reduction. Moreover, when the reduction of the current is about 5%, the average thickness is thinner than 15 nm, while, the inverse average thickness is thinner than 10 nm. The average thickness less than 15 nm, or the inverse average thickness less than 10 nm shows the reduction of the current less than 5%.
  • Comparing FIG. 5 with FIG. 2, the inverse average thickness in FIG. 5 is necessary to be roughly same as the thickness T in FIG. 2 to get the reduction in the current roughly same to each other. For instance, the thickness T of 15 nm in FIG. 2 and the inverse average thickness of about 15 nm in FIG. 5 to obtain the reduction in the current of about 20%; while, the average thickness of about 20 nm gives the same reduction in the current.
  • As described, a thinner buffer layer 112 becomes hard to be grown stably. While, in the present embodiment, a same reduction in the current may be obtained under a condition where the inverse average thickness becomes smaller but the average thickness may be larger than the inverse average thickness. For instance, even when the inverse average thickness of 6 nm is selected, the average thickness may be stayed in 10 nm. Thus, the conditions to grow the buffer layer 12 stably may be consistent with the reduction in the current less than 5%.
  • The HEMT 100 according to the first embodiment includes a substrate 10 made of silicon carbide (SiC), a buffer layer 12 made aluminum nitride (AlN), a channel layer 12 made of gallium nitride (GaN), a doped layer 16 made of AlGaN, and three electrodes of the source 20, the drain 22 and the gate 24. The inverse average thickness of the buffer layer 12 is thinner than 20 nm. Moreover, a conventional growing process may stably grown a buffer layer 12 with a dispersion of the thickness thereof, namely, a difference between the thickest and the thinnest is greater than 6 nm. In other words, a buffer layer with a superior flatness is hard to grow, but a buffer layer 12, which has the reverse average thickness less than 20 nm and the difference between the thickest and the thinnest is greater than 6 nm, may be stably and repeatedly available. A buffer layer 12 with the thickness dispersion, namely, a difference between the thickest and the thinnest, is greater than 10 nm may be further available. In such a buffer layer with relatively larger thickness dispersion, thinner portions of such a buffer layer becomes a current leak path to release carriers captured and trapped in centers in the substrate 10. Thus, the HEMT 100 of the first embodiment may suppress the reduction of the drain current.
  • The inverse average thickness less than 15 nm may reduce the current reduction less than 20%; the inverse average thickness less than 10 nm results in the current reduction of about 5%. Finally, the inverse average thickness of 5 to 6 nm, the current reduction less than 5% may be available. Thus, making the inverse average thickness thinner, the current reduction may be effectively suppressed, while, an increased average thickness makes it possible to grown the buffer layer 12 stably. Preferably, the average thickness is thicker than 6 nm to grow the layer stably. Thickness dispersion, a difference between the thickest and thinnest thereof, may be, for instance, greater than 12 nm, preferably greater than 15 nm. The buffer layer 12 may have a thickness from 9 to 26 nm, but this thickness is variable.
  • The channel layer 14 is preferably made of undoped GaN to prevent traps from being induced therein. An undoped GaN may facilitate the capture of electrons in 2DEG by the substrate 10. However, the unevenness of the buffer layer 12 may accelerate the release of the captured electrons, which may effectively suppress the reduction of the drain current.
  • Next, a process to form the HEMT of the first embodiment will be described. First, a series of semiconductor layers is grown on SiC substrate 10 by, for instance, Metal Organic Chemical Vapor Deposition (MOCVD) technique. The semiconductor layers include the buffer layer, the channel layer, and the doped layer. The table below summarizes the growth conditions of respective layers, 12 to 16.
  • TABLE 1
    Conditions to grow layers
    Buffer AlN Source: Tri-Methyl-Aluminum
    Layer 12 (TMA)
    Ammonium (NH3)
    Temp.: 1080° C.
    Press.: 26.6 kPa
    Channel GaN Source: Tri-Methyl-Gallium  60 μmol/min
    Layer 14 (TMG)
    NH3 0.9 mol/min
    Temp.: 1080° C.
    Press.: 13.3 kPa
    Doped AlGaN Source: TMA, TMG, NH3
    Layer 16 Temp.: 1080° C.
    Press.: 13.3 kPa
  • Because the lattice constant of SiC substrate 10 and that of GaN buffer layer 12 are different, the buffer layer 12 is inherently grown under the Stranski-Krastanov Growth Mode with the island structure as shown in FIG. 3A. When a buffer layer 12 with an even thickness as those of the comparable example is to be obtained, the pressure under which the buffer layer 12 is grown is set to be typically around 13.3 kPa. The buffer layer 12 with an uneven thickness as those of the present embodiment, the pressure may be set in quite high around 26.6 kPa, twice of the conventional value. An uneven AlN layer according to the present embodiment may be grown under a higher pressure preferably over 20 kPa, or further preferably over 25 kPa. Other conditions such as the growth temperature, a flow rate of TMG, those of NH3, and so on, may be adjustable to obtain an uneven top of AlN buffer layer.
  • The process may cover the grown semiconductor layers by the first SiN film. Ohmic electrodes of the source and the drain, and the control electrode of the gate are formed by a sequential step of: exposing the surface of the doped layer 16 by removing a portion of the SiN film; and depositing a metal stack of titanium (Ti) and aluminum (Al) on the exposed surface of the doped layer 161; annealing the thus deposited ohmic metal; expositing a portion of the doped layer 16 between two ohmic electrodes by removing the SiN film; depositing another metal stack of nickel (Ni) and gold (Au); and annealing thus deposited gate metal. Finally, covering the ohmic and gate metal by the second SiN film. Thus, the process to manufacture the HEMT 100 may be completed. The second SiN film accompanied with the first SiN film may operate as a protection layer 26. In a modification, the HEMT may provide a cap layer, which may be made of nitride semiconductor material such as GaN, on the doped layer 15, and the electrodes may be formed on this cap layer.
  • The embodiment described above provides the doped layer made of AlGaN. However, other nitride semiconductor materials may be applicable as the doped layer 16. The nitride semiconductor material is generally regarded as a compound semiconductor material containing nitrogen (N), for instance, InAlN, InGaN, InN, AlInGaN, and so on are known as a nitride semiconductor material. The doped layer 16 may be made of InAlN, AlInGaN and so on.
  • While several embodiments and variations of the present invention are described in detail herein, it should be apparent that the disclosure and teachings of the present invention will suggest many alternative designs to those skilled in the art.

Claims (7)

1. A method to form a high electron mobility transistor (HEMT), comprising steps of:
growing a buffer layer made of aluminum nitride (AlN) on a substrate;
growing a channel layer made of a gallium nitride (GaN) on the buffer layer; and
growing a doped layer made of aluminum gallium nitride (AlGaN) on the channel layer,
wherein the AlN buffer layer is grown under a pressure exceeding 20 kPa.
2. The method of claim 1,
wherein the AlN buffer layer is grown under a pressure exceeding 25 kPa.
3. The method of claim 1,
wherein the AlN buffer layer, the GaN channel layer, and the AlGaN doped layer are grown at a temperature exceeding 1000° C.
4. A high electron mobility transistor (HEMT), comprising:
a substrate made of silicon carbide (SiC);
a buffer layer made of aluminum nitride (AlN);
a channel layer made of gallium nitride (GaN); and
a doped layer made of aluminum gallium nitride (AlGaN),
wherein the buffer layer has an average thickness thinner than 20 nm, and a difference between a thickest thickness and a thinnest thickness is greater than 6 nm.
5. The HEMT of claim 4,
wherein the buffer layer has an inverse of an average of inverse thicknesses thereof less than 10 nm.
6. The HEMT of claim 4,
wherein the buffer layer has an average of thicknesses greater than 6 nm.
7. The HEMT of claim 4,
wherein the buffer layer has a difference between a thickset thickness and a thinnest thickness greater than 10 nm.
US13/528,684 2011-06-21 2012-06-20 Hemt including ain buffer layer with large unevenness Abandoned US20120326165A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2011-137754 2011-06-21
JP2011137754A JP5799604B2 (en) 2011-06-21 2011-06-21 Semiconductor device

Publications (1)

Publication Number Publication Date
US20120326165A1 true US20120326165A1 (en) 2012-12-27

Family

ID=47361011

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/528,684 Abandoned US20120326165A1 (en) 2011-06-21 2012-06-20 Hemt including ain buffer layer with large unevenness

Country Status (2)

Country Link
US (1) US20120326165A1 (en)
JP (1) JP5799604B2 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150069418A1 (en) * 2012-03-19 2015-03-12 Seoul Viosys Co., Ltd. Method for separating epitaxial layers and growth substrates, and semiconductor device using same
US20150279658A1 (en) * 2014-03-26 2015-10-01 Sumitomo Electric Industries, Ltd. Method of growing nitride semiconductor device
US9530846B2 (en) * 2015-03-31 2016-12-27 Coorstek Kk Nitride semiconductor substrate
CN109659366A (en) * 2018-12-21 2019-04-19 英诺赛科(珠海)科技有限公司 High electron mobility transistor and its manufacturing method
US11094537B2 (en) * 2012-10-12 2021-08-17 Sumitomo Electric Industries, Ltd. Group III nitride composite substrate and method for manufacturing the same, and method for manufacturing group III nitride semiconductor device
US20220190148A1 (en) * 2020-12-15 2022-06-16 Texas Instruments Incorporated P type gallium nitride conformal epitaxial structure over thick buffer layer

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2546283B2 (en) * 1987-08-12 1996-10-23 ソニー株式会社 Switching power supply
JP2014175413A (en) * 2013-03-07 2014-09-22 Sumitomo Electric Ind Ltd Semiconductor device and manufacturing method of the same
JP6142893B2 (en) * 2015-03-30 2017-06-07 富士通株式会社 Compound semiconductor device and manufacturing method thereof
JP6288187B2 (en) * 2016-08-22 2018-03-07 富士通株式会社 Compound semiconductor device and manufacturing method thereof
JP6264485B2 (en) * 2017-03-06 2018-01-24 富士通株式会社 Compound semiconductor device and manufacturing method thereof
JP6848584B2 (en) * 2017-03-24 2021-03-24 住友電気工業株式会社 Growth method of nitride semiconductor layer

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090176352A1 (en) * 2005-03-31 2009-07-09 Eudyna Devices, Inc. Semiconductor device, method of manufacturing the same, and substrate for manufacturing the same
US20100051961A1 (en) * 2008-09-04 2010-03-04 Ngk Insulators, Ltd. Epitaxial substrate, semiconductor device substrate, and hemt device

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006032524A (en) * 2004-07-14 2006-02-02 Nippon Telegr & Teleph Corp <Ntt> Nitride semiconductor heterostructure field effect transistor structure and fabrication method
JP2007123824A (en) * 2005-09-27 2007-05-17 Toyoda Gosei Co Ltd Electronic device using group III nitride compound semiconductor
JP2008103705A (en) * 2006-09-20 2008-05-01 Matsushita Electric Ind Co Ltd Semiconductor device
JP5095253B2 (en) * 2007-03-30 2012-12-12 富士通株式会社 Semiconductor epitaxial substrate, compound semiconductor device, and manufacturing method thereof
JP2009260296A (en) * 2008-03-18 2009-11-05 Hitachi Cable Ltd Nitride semiconductor epitaxial wafer and nitride semiconductor element
JP5399021B2 (en) * 2008-08-28 2014-01-29 日本碍子株式会社 Epitaxial substrate for forming high-frequency semiconductor element and method for producing epitaxial substrate for forming high-frequency semiconductor element
JP2011023677A (en) * 2009-07-21 2011-02-03 Hitachi Cable Ltd Compound semiconductor epitaxial wafer, and method of manufacturing the same
JP5343910B2 (en) * 2010-04-09 2013-11-13 富士通株式会社 Method for manufacturing compound semiconductor device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090176352A1 (en) * 2005-03-31 2009-07-09 Eudyna Devices, Inc. Semiconductor device, method of manufacturing the same, and substrate for manufacturing the same
US20100051961A1 (en) * 2008-09-04 2010-03-04 Ngk Insulators, Ltd. Epitaxial substrate, semiconductor device substrate, and hemt device

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150069418A1 (en) * 2012-03-19 2015-03-12 Seoul Viosys Co., Ltd. Method for separating epitaxial layers and growth substrates, and semiconductor device using same
US9263255B2 (en) * 2012-03-19 2016-02-16 Seoul Viosys Co., Ltd. Method for separating epitaxial layers from growth substrates, and semiconductor device using same
US9882085B2 (en) 2012-03-19 2018-01-30 Seoul Viosys Co., Ltd. Method for separating epitaxial layers from growth substrates, and semiconductor device using same
US11094537B2 (en) * 2012-10-12 2021-08-17 Sumitomo Electric Industries, Ltd. Group III nitride composite substrate and method for manufacturing the same, and method for manufacturing group III nitride semiconductor device
US20150279658A1 (en) * 2014-03-26 2015-10-01 Sumitomo Electric Industries, Ltd. Method of growing nitride semiconductor device
US9530846B2 (en) * 2015-03-31 2016-12-27 Coorstek Kk Nitride semiconductor substrate
CN109659366A (en) * 2018-12-21 2019-04-19 英诺赛科(珠海)科技有限公司 High electron mobility transistor and its manufacturing method
US11784237B2 (en) 2018-12-21 2023-10-10 Innoscience (Zhuhai) Technology Co., Ltd. Semiconductor devices and methods of manufacturing the same
US20220190148A1 (en) * 2020-12-15 2022-06-16 Texas Instruments Incorporated P type gallium nitride conformal epitaxial structure over thick buffer layer
US12170328B2 (en) * 2020-12-15 2024-12-17 Texas Instruments Incorporated P type gallium nitride conformal epitaxial structure over thick buffer layer

Also Published As

Publication number Publication date
JP2013004924A (en) 2013-01-07
JP5799604B2 (en) 2015-10-28

Similar Documents

Publication Publication Date Title
US20120326165A1 (en) Hemt including ain buffer layer with large unevenness
JP5095253B2 (en) Semiconductor epitaxial substrate, compound semiconductor device, and manufacturing method thereof
US8742459B2 (en) High voltage III-nitride semiconductor devices
US8541816B2 (en) III nitride electronic device and III nitride semiconductor epitaxial substrate
US8648389B2 (en) Semiconductor device with spacer layer between carrier traveling layer and carrier supplying layer
US9337028B2 (en) Passivation of group III-nitride heterojunction devices
US20130240901A1 (en) Nitride semiconductor device
US10109736B2 (en) Superlattice buffer structure for gallium nitride transistors
US8378388B2 (en) Semiconductor device having a GaN-based semiconductor layer doped with Fe
US7985984B2 (en) III-nitride semiconductor field effect transistor
US20120299060A1 (en) Nitride semiconductor device and manufacturing method thereof
US20090001381A1 (en) Semiconductor device
US10263094B2 (en) Nitride semiconductor device and process of forming the same
US20160308039A1 (en) Nitride semiconductor device and a process to form the same
US20160149024A1 (en) High-electron mobility transistor and process to form the same
US20180158926A1 (en) Process of forming semiconductor device
US10038086B2 (en) Process for forming a high electron mobility transistor
US9159821B2 (en) Nitride semiconductor device with limited instantaneous current reduction
US9437725B2 (en) Semiconductor device and semiconductor substrate
EP3419056B1 (en) Nitride semiconductor epitaxial substrate and semiconductor device
TWI572036B (en) Nitride crystal structure
WO2017077733A1 (en) Nitride semiconductor, method for manufacturing nitride semiconductor, and electronic device
WO2024040465A1 (en) Nitride-based semiconductor device and method for manufacturing the same
US10546746B2 (en) Process of forming semiconductor epitaxial substrate
JP5465294B2 (en) Semiconductor epitaxial substrate and manufacturing method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: SUMITOMO ELECTRIC INDUSTRIES, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NAKATA, KEN;YUI, KEIICHI;SIGNING DATES FROM 20120724 TO 20120725;REEL/FRAME:028787/0535

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION