US20120021604A1 - Controlling Defects in Thin Wafer Handling - Google Patents
Controlling Defects in Thin Wafer Handling Download PDFInfo
- Publication number
- US20120021604A1 US20120021604A1 US12/841,874 US84187410A US2012021604A1 US 20120021604 A1 US20120021604 A1 US 20120021604A1 US 84187410 A US84187410 A US 84187410A US 2012021604 A1 US2012021604 A1 US 2012021604A1
- Authority
- US
- United States
- Prior art keywords
- adhesive
- wafer
- chemical
- spraying
- carrier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000007547 defect Effects 0.000 title description 3
- 238000000034 method Methods 0.000 claims abstract description 71
- 239000000853 adhesive Substances 0.000 claims abstract description 69
- 230000001070 adhesive effect Effects 0.000 claims abstract description 69
- 239000000126 substance Substances 0.000 claims description 30
- 239000002904 solvent Substances 0.000 claims description 4
- LFQSCWFLJHTTHZ-UHFFFAOYSA-N Ethanol Chemical compound CCO LFQSCWFLJHTTHZ-UHFFFAOYSA-N 0.000 claims description 3
- 230000008021 deposition Effects 0.000 claims description 3
- 238000005507 spraying Methods 0.000 claims 16
- 235000012431 wafers Nutrition 0.000 description 65
- 239000000758 substrate Substances 0.000 description 8
- 239000004065 semiconductor Substances 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 6
- 239000007921 spray Substances 0.000 description 4
- 239000000203 mixture Substances 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 239000004821 Contact adhesive Substances 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 241000960387 Torque teno virus Species 0.000 description 1
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/6834—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
Definitions
- This disclosure relates generally to integrated circuit manufacturing processes, and more particularly to the methods of controlling defects generated during thin wafer handling.
- Integrated circuits are formed on semiconductor wafers.
- the semiconductor wafers are then sawed into chips.
- the formation of integrated circuits includes many process steps such as deposition, chemical mechanical polish (CMP), plating, and the like. Accordingly, wafers are transported between different equipments.
- CMP chemical mechanical polish
- thin wafers may need to be strengthened.
- a carrier is bonded to the wafers first, and then the wafer is thinned, for example, through a backside grinding step.
- the bonding between the carrier and the wafer is performed through an adhesive.
- additional process steps may be performed on the wafer.
- the additional process steps may include dry etches, physical vapor depositions (PVDs), plasma enhanced chemical vapor depositions (PECVDs), which process steps involve the use of plasma.
- PVDs physical vapor depositions
- PECVDs plasma enhanced chemical vapor depositions
- the plasma interacts with the exposed portions of the adhesive, and may cause bubbles to be generated in the adhesive.
- the generated bubbles may apply upward forces to the wafer, and the upward forces may not be uniformly applied to different parts of the respective wafer. Accordingly, in subsequent process steps, the total wafer thickness variation (TTV) of the wafer is adversely affected. Further, the bubbles may cause some portions of the adhesive to be pushed to a level higher than the top surface of the wafer, and the subsequent manufacturing processes are affected.
- TTV total wafer thickness variation
- a method includes bonding a wafer on a carrier through an adhesive, and performing a thinning process on the wafer. After the step of performing the thinning process, a portion of the adhesive not covered by the wafer is removed, while the portion of the adhesive covered by the wafer is not removed.
- FIGS. 1A through 4 are cross-sectional views of intermediate stages of a wafer thinning process in accordance with embodiments.
- a novel method of controlling defects generated in thin wafer handling is provided in accordance with embodiments.
- the intermediate stages of the embodiments are illustrated.
- like reference numbers are used to designate like elements.
- wafer 20 is provided, and is bonded to carrier 30 through adhesive 32 .
- wafer 20 is a device wafer including semiconductor substrate 22 and integrated circuit 24 therein.
- Integrated circuit 24 may include active devices such as transistors and passive devices such as resistors, capacitors, and the like.
- Through-substrate vias (TSVs) 26 may be formed in wafer 20 .
- TSVs 26 extend into semiconductor substrate 22 , and are electrically coupled to integrated circuit 24 .
- semiconductor substrate 22 is a silicon substrate, although it may be formed of other semiconductor materials.
- the front surface 20 a of wafer 20 faces down to contact adhesive 32 .
- back surface 20 b of wafer 20 may also be the back surface of semiconductor substrate 22 .
- the subsequent thinning process of wafer 20 is thus a backside grinding process.
- the front surface 20 a of wafer 20 faces up, wherein the subsequent thinning process of wafer 20 may be a chemical mechanical polish (CMP).
- CMP chemical mechanical polish
- Wafer 20 may also be another type of wafer such as an interposer wafer, which is free from active devices such as transistors therein. However, passive devices such as resistors and capacitors may be formed in wafer 20 . Alternatively, wafer 20 may be a wafer of package substrates.
- Adhesive 32 may comprise rubber, acrylic, silicone, or combinations thereof. Further, adhesive 32 may be a ultra-violet (UV) adhesive, which may lose adhesion when exposed to a UV light. Carrier 30 may be a glass wafer, although other types of commonly used carriers may be used.
- UV ultra-violet
- wafer 20 is thinned through a wafer thinning process, which may be a CMP process or a backside grinding process.
- a wafer thinning process which may be a CMP process or a backside grinding process.
- TSVs 26 may be exposed after the wafer thinning process.
- portions of adhesive 32 are also polished, and surface 20 c of wafer 20 is level with flat top surface(s) 32 a of the remaining portion of adhesive 32 . It is observed that the remaining adhesive 32 includes portions not covered by wafer 20 , and a portion directly under, and covered by, wafer 20 .
- portions of adhesive 32 not covered by wafer 20 are removed.
- the thinned wafer 20 is rotated, for example, with the axis of the rotation crossing a center of wafer 20 .
- Nozzle 40 is used to spray chemical 42 onto adhesive 32 .
- Nozzle 40 may be located at a fixed position.
- chemical 42 may be sprayed to all of exposed portions of adhesive 32 encircling wafer 20 .
- Chemical 42 is used to remove adhesive 32 , and may comprise a solvent (and/or a thinner) for dissolving adhesive 32 .
- chemical 42 comprises a solvent, alcohol, or a thinner.
- FIG. 3 illustrates the resulting structure after the spray of chemical 42 .
- Surfaces 32 a ( FIG. 2 ) of adhesive 32 is at least reduced in size, and may be substantially eliminated. However, the portion of adhesive 32 directly under, and is covered by, wafer 20 is not removed. Sidewalls 32 b of the remaining portion of adhesive 32 may be slanted, and the tilt angle ⁇ , which is the angle between sidewalls 32 b of adhesive 32 and vertical line 33 , may be between about 40 degrees and about 80 degrees, although tilt angle ⁇ may be greater or smaller.
- Vertical line 33 is perpendicular to major surface 20 c of wafer 20 and major surface 30 a of carrier 30 . Accordingly, as shown in FIG.
- nozzle 40 may spray chemical 42 at tilt angle ⁇ , which is between about 15 degrees and about 70 degrees, for example. Nozzle 40 may also spray chemical 42 in the vertically downward direction. No undercuts, or substantially no undercuts, are formed in the portion of adhesive 32 directly under wafer 20 . Therefore, wafer 20 is well supported by adhesive 32 .
- FIG. 4 illustrates an exemplary dry etch step for etching substrate 22 so that TSVs 26 may protrude out of surface 20 c , wherein arrows symbolize the plasma. It is observed that since adhesive 32 is substantially free from any top surface that is at the same level as surface 20 c of wafer 20 , the possibility of generating bubbles as a result of the plasma in adhesive 32 is reduced. Further, even if bubbles are generated, the bubbles are unlikely to cause the unevenness of wafer 20 .
- TTV total wafer thickness variation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Weting (AREA)
Abstract
Description
- This disclosure relates generally to integrated circuit manufacturing processes, and more particularly to the methods of controlling defects generated during thin wafer handling.
- Integrated circuits are formed on semiconductor wafers. The semiconductor wafers are then sawed into chips. The formation of integrated circuits includes many process steps such as deposition, chemical mechanical polish (CMP), plating, and the like. Accordingly, wafers are transported between different equipments.
- A challenge faced by integrated circuit manufacturing industry is that to improve cost efficiency, wafers become increasingly larger. In the meantime, wafers also become increasingly thinner. Therefore, the thin wafers suffer from breakage, particularly during the transportation and the CMP process, during which mechanical stress may be applied to the wafers.
- To reduce the likelihood of breakage, thin wafers may need to be strengthened. In conventional processes, in order to perform wafer thinning, a carrier is bonded to the wafers first, and then the wafer is thinned, for example, through a backside grinding step. The bonding between the carrier and the wafer is performed through an adhesive. After the wafer thinning process, additional process steps may be performed on the wafer. The additional process steps may include dry etches, physical vapor depositions (PVDs), plasma enhanced chemical vapor depositions (PECVDs), which process steps involve the use of plasma. The plasma interacts with the exposed portions of the adhesive, and may cause bubbles to be generated in the adhesive. The generated bubbles may apply upward forces to the wafer, and the upward forces may not be uniformly applied to different parts of the respective wafer. Accordingly, in subsequent process steps, the total wafer thickness variation (TTV) of the wafer is adversely affected. Further, the bubbles may cause some portions of the adhesive to be pushed to a level higher than the top surface of the wafer, and the subsequent manufacturing processes are affected.
- In accordance with one aspect, a method includes bonding a wafer on a carrier through an adhesive, and performing a thinning process on the wafer. After the step of performing the thinning process, a portion of the adhesive not covered by the wafer is removed, while the portion of the adhesive covered by the wafer is not removed.
- Other embodiments are also disclosed.
- For a more complete understanding of the embodiments, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
-
FIGS. 1A through 4 are cross-sectional views of intermediate stages of a wafer thinning process in accordance with embodiments. - The making and using of the embodiments of the disclosure are discussed in detail below. It should be appreciated, however, that the embodiments provide many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative, and do not limit the scope of the disclosure.
- A novel method of controlling defects generated in thin wafer handling is provided in accordance with embodiments. The intermediate stages of the embodiments are illustrated. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements.
- Referring to
FIGS. 1A and 1B ,wafer 20 is provided, and is bonded tocarrier 30 through adhesive 32. In an embodiment,wafer 20 is a device wafer includingsemiconductor substrate 22 and integratedcircuit 24 therein.Integrated circuit 24 may include active devices such as transistors and passive devices such as resistors, capacitors, and the like. Through-substrate vias (TSVs) 26 may be formed inwafer 20.TSVs 26 extend intosemiconductor substrate 22, and are electrically coupled to integratedcircuit 24. In an embodiment,semiconductor substrate 22 is a silicon substrate, although it may be formed of other semiconductor materials. - In accordance with an embodiment, as shown in
FIG. 1A , thefront surface 20 a ofwafer 20 faces down to contact adhesive 32. Accordingly,back surface 20 b ofwafer 20 may also be the back surface ofsemiconductor substrate 22. The subsequent thinning process ofwafer 20 is thus a backside grinding process. In alternative embodiments as shown inFIG. 1B , thefront surface 20 a ofwafer 20 faces up, wherein the subsequent thinning process ofwafer 20 may be a chemical mechanical polish (CMP). - Wafer 20 may also be another type of wafer such as an interposer wafer, which is free from active devices such as transistors therein. However, passive devices such as resistors and capacitors may be formed in
wafer 20. Alternatively,wafer 20 may be a wafer of package substrates. - Adhesive 32 may comprise rubber, acrylic, silicone, or combinations thereof. Further, adhesive 32 may be a ultra-violet (UV) adhesive, which may lose adhesion when exposed to a UV light. Carrier 30 may be a glass wafer, although other types of commonly used carriers may be used.
- Referring to
FIG. 2 ,wafer 20 is thinned through a wafer thinning process, which may be a CMP process or a backside grinding process. In the embodiments wherein a backside grinding is performed,TSVs 26 may be exposed after the wafer thinning process. In an embodiment, during the wafer thinning process, portions ofadhesive 32 are also polished, andsurface 20 c ofwafer 20 is level with flat top surface(s) 32 a of the remaining portion ofadhesive 32. It is observed that theremaining adhesive 32 includes portions not covered bywafer 20, and a portion directly under, and covered by, wafer 20. - Next, portions of
adhesive 32 not covered bywafer 20 are removed. As also illustrated inFIG. 2 , thethinned wafer 20 is rotated, for example, with the axis of the rotation crossing a center ofwafer 20. Nozzle 40 is used to spray chemical 42 onto adhesive 32.Nozzle 40 may be located at a fixed position. With the rotation ofwafer 20,chemical 42 may be sprayed to all of exposed portions of adhesive 32encircling wafer 20. Chemical 42 is used to removeadhesive 32, and may comprise a solvent (and/or a thinner) for dissolvingadhesive 32. In an exemplary embodiment,chemical 42 comprises a solvent, alcohol, or a thinner. With the rotation ofwafer 20, the dissolvedadhesive 32 along withchemical 42 is spinned off. -
FIG. 3 illustrates the resulting structure after the spray ofchemical 42.Surfaces 32 a (FIG. 2 ) ofadhesive 32 is at least reduced in size, and may be substantially eliminated. However, the portion of adhesive 32 directly under, and is covered by,wafer 20 is not removed.Sidewalls 32 b of the remaining portion of adhesive 32 may be slanted, and the tilt angle α, which is the angle betweensidewalls 32 b of adhesive 32 andvertical line 33, may be between about 40 degrees and about 80 degrees, although tilt angle α may be greater or smaller.Vertical line 33 is perpendicular tomajor surface 20 c ofwafer 20 andmajor surface 30 a ofcarrier 30. Accordingly, as shown inFIG. 2 ,nozzle 40 may spraychemical 42 at tilt angle β, which is between about 15 degrees and about 70 degrees, for example.Nozzle 40 may also spraychemical 42 in the vertically downward direction. No undercuts, or substantially no undercuts, are formed in the portion of adhesive 32 directly underwafer 20. Therefore,wafer 20 is well supported by adhesive 32. - Additional processes may then be performed on
wafer 20, which processes may include a CMP, a deposition, a dry etch, and/or the like. These processes may involve the use of plasma.FIG. 4 illustrates an exemplary dry etch step for etchingsubstrate 22 so thatTSVs 26 may protrude out ofsurface 20 c, wherein arrows symbolize the plasma. It is observed that since adhesive 32 is substantially free from any top surface that is at the same level assurface 20 c ofwafer 20, the possibility of generating bubbles as a result of the plasma in adhesive 32 is reduced. Further, even if bubbles are generated, the bubbles are unlikely to cause the unevenness ofwafer 20. - It is observed that with the using of the embodiments, there was no degradation of total wafer thickness variation (TTV) observed. Experiments have revealed that before the plasma process as shown in
FIG. 4 is performed, a TTV of a sample wafer is about 6.75 μm. After the plasma process, the TTV is about 4.13 μm. As a comparison, if the embodiments are not used, and exposed surface of adhesive 32 is not removed and is subject to the plasma, the TTVs measured before and after the plasma process were 6.1 μm and 17.16 μm, respectively, which indicate that the plasma process resulted in a significant degradation in the TTV of the respective sample wafer. - Although the embodiments and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the embodiments as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps. In addition, each claim constitutes a separate embodiment, and the combination of various claims and embodiments are within the scope of the disclosure.
Claims (20)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/841,874 US8722540B2 (en) | 2010-07-22 | 2010-07-22 | Controlling defects in thin wafer handling |
| TW100100620A TWI458004B (en) | 2010-07-22 | 2011-01-07 | Method for thinning a wafer |
| CN201110035483.5A CN102347213B (en) | 2010-07-22 | 2011-01-28 | Methods of Thinning Wafers |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/841,874 US8722540B2 (en) | 2010-07-22 | 2010-07-22 | Controlling defects in thin wafer handling |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20120021604A1 true US20120021604A1 (en) | 2012-01-26 |
| US8722540B2 US8722540B2 (en) | 2014-05-13 |
Family
ID=45493986
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US12/841,874 Expired - Fee Related US8722540B2 (en) | 2010-07-22 | 2010-07-22 | Controlling defects in thin wafer handling |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US8722540B2 (en) |
| CN (1) | CN102347213B (en) |
| TW (1) | TWI458004B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI866989B (en) * | 2019-06-20 | 2024-12-21 | 美商康寧公司 | Carrier for back end of line processing |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020042189A1 (en) * | 2000-10-10 | 2002-04-11 | Kazuyasu Tanaka | Manufacturing method of semiconductor chip with adhesive agent |
| US6558478B1 (en) * | 1999-10-06 | 2003-05-06 | Ebara Corporation | Method of and apparatus for cleaning substrate |
| US20050136622A1 (en) * | 2003-12-18 | 2005-06-23 | Mulligan Rose A. | Methods and apparatus for laser dicing |
| US20050158913A1 (en) * | 2004-01-19 | 2005-07-21 | Fuji Photo Film Co., Ltd. | Solid state imaging apparatus and its manufacturing method |
| US20050217707A1 (en) * | 1998-03-13 | 2005-10-06 | Aegerter Brian K | Selective processing of microelectronic workpiece surfaces |
| US20060211220A1 (en) * | 2003-05-12 | 2006-09-21 | Tokyo Seimitsu Co., Ltd. | Method and device or dividing plate-like member |
| US20060292887A1 (en) * | 2005-06-24 | 2006-12-28 | Seiko Epson Corporation | Manufacturing method for a semiconductor device |
| US7883991B1 (en) * | 2010-02-18 | 2011-02-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Temporary carrier bonding and detaching processes |
Family Cites Families (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05211239A (en) | 1991-09-12 | 1993-08-20 | Texas Instr Inc <Ti> | Integrated circuit interconnect structure and method of forming the same |
| DE4314907C1 (en) | 1993-05-05 | 1994-08-25 | Siemens Ag | Method for producing semiconductor components making electrically conducting contact with one another vertically |
| US5391917A (en) | 1993-05-10 | 1995-02-21 | International Business Machines Corporation | Multiprocessor module packaging |
| KR100377033B1 (en) | 1996-10-29 | 2003-03-26 | 트러시 테크날러지스 엘엘시 | Integrated circuits and methods for their fabrication |
| US6882030B2 (en) | 1996-10-29 | 2005-04-19 | Tru-Si Technologies, Inc. | Integrated circuit structures with a conductor formed in a through hole in a semiconductor substrate and protruding from a surface of the substrate |
| US6037822A (en) | 1997-09-30 | 2000-03-14 | Intel Corporation | Method and apparatus for distributing a clock on the silicon backside of an integrated circuit |
| US5998292A (en) | 1997-11-12 | 1999-12-07 | International Business Machines Corporation | Method for making three dimensional circuit integration |
| JP3532788B2 (en) | 1999-04-13 | 2004-05-31 | 唯知 須賀 | Semiconductor device and manufacturing method thereof |
| US6322903B1 (en) | 1999-12-06 | 2001-11-27 | Tru-Si Technologies, Inc. | Package of integrated circuits and vertical integration |
| US6444576B1 (en) | 2000-06-16 | 2002-09-03 | Chartered Semiconductor Manufacturing, Ltd. | Three dimensional IC package module |
| US6599778B2 (en) | 2001-12-19 | 2003-07-29 | International Business Machines Corporation | Chip and wafer integration process using vertical connections |
| EP1472730A4 (en) | 2002-01-16 | 2010-04-14 | Mann Alfred E Found Scient Res | HOUSING FOR ELECTRONIC CIRCUITS WITH REDUCED SIZE |
| US6762076B2 (en) | 2002-02-20 | 2004-07-13 | Intel Corporation | Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices |
| US6800930B2 (en) | 2002-07-31 | 2004-10-05 | Micron Technology, Inc. | Semiconductor dice having back side redistribution layer accessed using through-silicon vias, and assemblies |
| US7030481B2 (en) | 2002-12-09 | 2006-04-18 | Internation Business Machines Corporation | High density chip carrier with integrated passive devices |
| US6841883B1 (en) | 2003-03-31 | 2005-01-11 | Micron Technology, Inc. | Multi-dice chip scale semiconductor components and wafer level methods of fabrication |
| US6924551B2 (en) | 2003-05-28 | 2005-08-02 | Intel Corporation | Through silicon via, folded flex microelectronic package |
| US7111149B2 (en) | 2003-07-07 | 2006-09-19 | Intel Corporation | Method and apparatus for generating a device ID for stacked devices |
| TWI251313B (en) | 2003-09-26 | 2006-03-11 | Seiko Epson Corp | Intermediate chip module, semiconductor device, circuit board, and electronic device |
| US7335972B2 (en) | 2003-11-13 | 2008-02-26 | Sandia Corporation | Heterogeneously integrated microsystem-on-a-chip |
| US7060601B2 (en) | 2003-12-17 | 2006-06-13 | Tru-Si Technologies, Inc. | Packaging substrates for integrated circuits and soldering methods |
| US7049170B2 (en) | 2003-12-17 | 2006-05-23 | Tru-Si Technologies, Inc. | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities |
| JP4467318B2 (en) | 2004-01-28 | 2010-05-26 | Necエレクトロニクス株式会社 | Semiconductor device, chip alignment method for multi-chip semiconductor device, and method for manufacturing chip for multi-chip semiconductor device |
| US7262495B2 (en) | 2004-10-07 | 2007-08-28 | Hewlett-Packard Development Company, L.P. | 3D interconnect with protruding contacts |
| US7297574B2 (en) | 2005-06-17 | 2007-11-20 | Infineon Technologies Ag | Multi-chip device and method for producing a multi-chip device |
-
2010
- 2010-07-22 US US12/841,874 patent/US8722540B2/en not_active Expired - Fee Related
-
2011
- 2011-01-07 TW TW100100620A patent/TWI458004B/en not_active IP Right Cessation
- 2011-01-28 CN CN201110035483.5A patent/CN102347213B/en not_active Expired - Fee Related
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050217707A1 (en) * | 1998-03-13 | 2005-10-06 | Aegerter Brian K | Selective processing of microelectronic workpiece surfaces |
| US6558478B1 (en) * | 1999-10-06 | 2003-05-06 | Ebara Corporation | Method of and apparatus for cleaning substrate |
| US20020042189A1 (en) * | 2000-10-10 | 2002-04-11 | Kazuyasu Tanaka | Manufacturing method of semiconductor chip with adhesive agent |
| US20060211220A1 (en) * | 2003-05-12 | 2006-09-21 | Tokyo Seimitsu Co., Ltd. | Method and device or dividing plate-like member |
| US20050136622A1 (en) * | 2003-12-18 | 2005-06-23 | Mulligan Rose A. | Methods and apparatus for laser dicing |
| US20050158913A1 (en) * | 2004-01-19 | 2005-07-21 | Fuji Photo Film Co., Ltd. | Solid state imaging apparatus and its manufacturing method |
| US20060292887A1 (en) * | 2005-06-24 | 2006-12-28 | Seiko Epson Corporation | Manufacturing method for a semiconductor device |
| US7883991B1 (en) * | 2010-02-18 | 2011-02-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Temporary carrier bonding and detaching processes |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102347213A (en) | 2012-02-08 |
| CN102347213B (en) | 2014-05-07 |
| TWI458004B (en) | 2014-10-21 |
| TW201205654A (en) | 2012-02-01 |
| US8722540B2 (en) | 2014-05-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12300662B2 (en) | DBI to SI bonding for simplified handle wafer | |
| US12374556B2 (en) | Processing stacked substrates | |
| US8343851B2 (en) | Wafer temporary bonding method using silicon direct bonding | |
| US9023716B2 (en) | Methods for processing substrates | |
| EP2733734B1 (en) | Multiple bonding layers for thin-wafer handling | |
| US9962919B2 (en) | Method of separating a carrier-workpiece bonded stack | |
| US20120045611A1 (en) | Composite Carrier Structure | |
| US11721555B2 (en) | Method and system for thinning wafer thereof | |
| JP2015018967A (en) | Manufacturing method of semiconductor device and wafer with supporting substrate | |
| CN118737997A (en) | Method and apparatus for bonding chips | |
| JP2014146793A (en) | Methods of processing substrates | |
| JP7551787B2 (en) | Wafer back grinding method and electronic device manufacturing method | |
| US7846776B2 (en) | Methods for releasably attaching sacrificial support members to microfeature workpieces and microfeature devices formed using such methods | |
| US8722540B2 (en) | Controlling defects in thin wafer handling | |
| US10163673B2 (en) | Dual adhesive bonding with perforated wafer | |
| EP3093876B1 (en) | A method of separating a carrier-workpiece bonded stack |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, YU-LIANG;WU, WENG-JIN;LIN, JING-CHENG;REEL/FRAME:024728/0824 Effective date: 20100719 |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
| FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
| FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20220513 |