US20080116497A1 - Chip-packaging compositions including catalysts and hardeners, packages made therewith, and methods of assembling same - Google Patents
Chip-packaging compositions including catalysts and hardeners, packages made therewith, and methods of assembling same Download PDFInfo
- Publication number
- US20080116497A1 US20080116497A1 US12/022,250 US2225008A US2008116497A1 US 20080116497 A1 US20080116497 A1 US 20080116497A1 US 2225008 A US2225008 A US 2225008A US 2008116497 A1 US2008116497 A1 US 2008116497A1
- Authority
- US
- United States
- Prior art keywords
- chip
- packaging composition
- composition
- packaging
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 0 *N1C=CN([1*])C1([H])[Y] Chemical compound *N1C=CN([1*])C1([H])[Y] 0.000 description 10
- KXVXHFPDPCOCPN-UHFFFAOYSA-N CC(C)(C)C1CCC(N)C(C)(C)C1 Chemical compound CC(C)(C)C1CCC(N)C(C)(C)C1 KXVXHFPDPCOCPN-UHFFFAOYSA-N 0.000 description 1
- FEUISMYEFPANSS-UHFFFAOYSA-N CC1CCCCC1N Chemical compound CC1CCCCC1N FEUISMYEFPANSS-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/293—Organic, e.g. plastic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
- H05K3/305—Affixing by adhesive
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29109—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1433—Application-specific integrated circuit [ASIC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10734—Ball grid array [BGA]; Bump grid array
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10977—Encapsulated connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1189—Pressing leads, bumps or a die through an insulating layer
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/31504—Composite [nonstructural laminate]
Definitions
- FIG. 2A is a cross-section of a package during processing according to an embodiment
- the mounting substrate 116 is also brought near the flip-chip 110 as indicated by the directional arrows therebetween.
- the mounting substrate 116 includes a substrate bond pad 118 for electrical communication with the flip-chip 110 .
- the mounting substrate 116 is covered with a no-flow underfill composition 120 .
- the mounting substrate 116 is prepared with a mounting substrate solder bump 113 , which is disposed upon the mounting substrate 116 before the deposition of the underfill composition 120 .
- the underfill composition 120 is alternatively deposited upon the flip-chip 110 instead of on the mounting substrate 116 .
- the chip-packaging composition 120 has unique formulations, according to various embodiments, and will be described below in greater detail.
- the HY functional group depicted in Equation (1) includes an electrophilic CH second compound in connection with the carbene first compound.
- the Y group is any of the HY compounds set forth above with respect to the functional group depicted in equation (1).
- resin-imidazole examples follow. These include cured resin and imidazole catalyst chip-packaging compositions. In these examples, epoxy resins are used along with imidazoles. In the following examples, inorganic fillers are also used.
- Cycloaliphatic amine hardeners are used according to an embodiment, which allow for hardening at an economized thermal budget during processing.
- the hardener is used in connection an epoxy resin for an chip-packaging composition.
- Curing with a cycloaliphatic amine hardener can be carried out in a temperature range from about 50° C. to about 125° C. and above. The rate of curing for the hardener can be affected by the temperature, with a direct proportionality therebetween.
- epoxy resins are used along with imidazolium adduct catalysts and cycloaliphatic amine hardeners.
- additive materials are included with the chip-packaging compositions.
- the additive materials and the chip-packaging compositions constitute “chip-packaging mixtures” according to embodiments set forth herein. But unless expressly defined as such, “chip-packaging mixtures” and “chip-packaging compositions” can be used interchangeably.
- Fluxing agents are added to assist in assuring quality electrical connections between the bumps and the bond pads during reflow.
- a sulfonic acid-releasing fluxing agent is used.
- One fluxing agent type includes organic carboxylic acids and the like.
- Another fluxing agent type includes polymeric fluxing agents and the like.
- the examples of fluxing agents are any chemicals containing hydroxyl (—OH) group or carboxylic (—COOH) group or both, such as glycerin, ethylene glycol, tartaric acid, adipic acid, citric acid, malic acid, meilic acid, and glutaric acid.
- one additive material is an elastomer for imparting flexibility to the principal chip-packaging composition.
- the elastomer is provided in a range from about 0.5o about 5 by weight of the total chip-packaging composition when it is prepared.
- Reactive diluents for the above chip-packaging compositions include other low viscosity epoxy monomers such as phenyl glycidyl ethers, nonyl phenyl glycidyl ethers, p-butylphenyl glycidyl ethers, alkyl C 8 -C 14 glycidyl ethers, cyclo aliphatic epoxies and the like.
- the reactive diluent is provided in a range from about 1% to about 10% by weight of the total chip-packaging composition when it is prepared.
- Another additive material is a flow modifier such as a surfactant.
- the specific flow modifier that is employed depends upon compatibility with the chip-packaging composition.
- the surfactant requires properties such as compatibility with the chip-packaging composition.
- the surfactant is anionic such as long chain alkyl carboxylic acids, such as lauric acids, steric acids, and the like.
- the surfactant is nonionic. Examples of nonionic surfactants are polyethylene oxides, poly propylene oxides, acrylic polymers, and the like.
- the surfactant is cationic such as alkyl ammonium salts such as tert butyl ammonium chlorides, or hydroxides.
- the flow modifier is provided in a range from about 0.01% to about 1% by weight of the total chip-packaging composition when it is prepared.
- FIG. 2A also depicts a chip-packaging composition 220 that has acted to encapsulate the die bond pad 214 .
- the chip-packaging composition 220 includes a thermosetting resin, and at least one of the N-heterocyclic carbene catalysts and the cycloaliphatic hardeners according to any of the embodiments set forth in this disclosure. In an embodiment, at least one of the aforementioned additives is present as set forth in this disclosure.
- FIG. 3 is a process flow diagram 300 according to an embodiment.
- the process includes no-flow depositing an underfill mixture onto a substrate.
- the substrate can be any of the die, the mounting substrate, and/or the board.
- the process commences at 320 , and branches to 322 .
- the process includes flow underfilling the flip chip, followed by further processing.
- the process includes curing the underfill composition.
- a computing system 400 embodying components in accordance with the claimed subject matter may include any system that utilizes a at least one of the N-heterocyclic carbene catalysts and the cycloaliphatic hardeners chip-packaging composition, which may be coupled to a mounting substrate 420 , for example, for a data storage device such as dynamic random access memory, polymer memory, flash memory, and phase-change memory.
- the chip-packaging composition that includes at least one of the N-heterocyclic carbene catalysts and the cycloaliphatic hardeners can also be coupled to a mounting substrate 420 for a die that contains a digital signal processor (DSP), a micro-controller, an application specific integrated circuit (ASIC), or a microprocessor.
- DSP digital signal processor
- ASIC application specific integrated circuit
- a die can be packaged with an embodiment of the chip-packaging composition that includes at least one of the N-heterocyclic carbene catalysts and the cycloaliphatic hardeners, and it can be placed in a portable device such as a wireless communicator or a hand-held device such as a personal digital assistant and the like.
- a die that can be packaged with a chip-packaging composition and at least one of the N-heterocyclic carbene catalysts and the cycloaliphatic hardeners, and placed in a vehicle such as an automobile, a locomotive, a watercraft, an aircraft, or a spacecraft.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Wire Bonding (AREA)
Abstract
A chip-packaging composition includes a thermosetting resin and at least one of an N-hetero cyclic carbene adduct, an imidazole, and a cycloaliphatic amine hardener. The chip-packaging composition is applied to flip-chip technology during no-flow underfill mounting of the flip-chip to a mounting substrate. The mounting substrate can be further mounted on a board. A process includes formation of the chip-packaging composition. A method includes assembly of the chip-packaging composition with the flip-chip, and further can include assembly of the mounting substrate to a board. A computing system is also included that uses the chip-packaging composition.
Description
- This application is a divisional of U.S. patent application Ser. No. 11/241,258, filed on Sep. 30, 2005, which is incorporated herein by reference.
- Disclosed embodiments relate to resin encapsulant and underfill compositions and microelectronic packages assembled therewith.
- Epoxy-based compositions are used frequently for encapsulation of microelectronic devices as well as for capillary and no-flow underfill processes. Encapsulation is employed to protect components of electronic devices from environmental and thermomechanical stresses. Flip-chip technology employs underfill to reinforce solder joints by filling the space between the flip-chip die and the mounting substrate.
- An encapsulant composition is applied to an electronic part to completely cover and protect the sensitive components such as the die, wire bonds, solder joints, and capacitors. Encapsulants can be applied to the electronic devices by one of several methods including resin transfer molding, cavity filling dispense, dam and fill dispense, and stencil printing, resin film infusion, and liquid molding
- A “capillary underfill” process typically proceeds by first aligning the solder bumps on a flip-chip with the pads on a substrate, and the solder is reflowed to form the solder joints. After forming the solder joints, the underfill composition is flowed between the flip-chip and the mounting substrate. Thereafter, the underfill composition is cured. Capillary underfilling can be assisted by pumping the underfill composition between the flip-chip and the mounting substrate, or by vacuum-assisted drawing the underfill composition between the flip-chip and the mounting substrate. Capillary underfill can also be used to protect the solder joints used to make the electrical connections from the electronic package to a system level board or motherboard.
- The “no-flow” underfill process is another method of underfilling a flip-chip device. In a no-flow underfill process, the underfill composition is dispensed on the mounting substrate or the flip-chip, and the flip-chip and the mounting substrate are brought into contact. The solder bumps that are on the chip are aligned with the pads on the substrate. Next, the underfill composition is cured prior to or substantially simultaneously with reflowing the solder bumps to create the solder joints.
- In order to understand the manner in which embodiments are obtained, a more particular description of various embodiments briefly described above will be rendered by reference to the appended drawings. These drawings depict embodiments that are not necessarily drawn to scale and are not to be considered to be limiting in scope. Some embodiments will be described and explained with additional specificity and detail through the use of the accompanying drawings in which:
-
FIG. 1A is a cross-section of a package during a no-flow encapsulant or underfill process according to an embodiment; -
FIG. 1B is a cross-section of the package depicted inFIG. 1A after further processing; -
FIG. 1C is a cross-section of the package depicted inFIG. 1B after further processing; -
FIG. 1D is a cross-section of a package during a no-flow underfill process according to an embodiment; -
FIG. 2A is a cross-section of a package during processing according to an embodiment; -
FIG. 2B is a cross-section of the package depicted inFIG. 2A after further processing according to an embodiment; -
FIG. 3 is a process flow diagram according to an embodiment; and -
FIG. 4 is a depiction of a computing system according to an embodiment. - Embodiments relate to encapsulants or underfill compositions that can be activated and cured at low temperatures such as but not limited to between about 50° C. to about 140° C. The low curing temperature ranges facilitate a smaller thermal budget during chip packaging. Hereinafter, the encapsulants or underfill compositions will be referred to as chip-packaging compositions unless explicitly referred to otherwise. In any event, the chip-packaging composition include application as either an encapsulant or an underfill.
- The following description includes terms, such as upper, lower, first, second, etc., that are used for descriptive purposes only and are not to be construed as limiting. The embodiments of a device or article described herein can be manufactured, used, or shipped in a number of positions and orientations.
- The terms “die” and “processor” generally refer to the physical object that is the basic workpiece that is transformed by various process operations into the desired integrated circuit device. A die is usually singulated from a wafer, and wafers may be made of semiconducting, non-semiconducting, or combinations of semiconducting and non-semiconducting materials.
- A board is typically a resin-impregnated fiberglass structure that acts as a mounting substrate for the die. A board can be prepared with a bond pad, also referred to as a bond finger, that is flush with the board, or the bond pad can be upon the board surface. As depicted in this disclosure, a bond pad is not limited to being flush or being upon the surface only because it is illustrated as such, unless it is explicitly stated in the text.
- A “solder bump” or “electrical bump” is understood to be a unit of electrically conductive material such as a tin-lead solder, a tin-indium solder, a tin-bismuth solder, a tin-silver solder, or other solders that are used in the microelectronic arts. The terms “solder bump” and “electrical bump” can be used interchangeably. Additionally, other electrical communication structures can be used, such as a pin in a pin-grid array.
- The effectiveness of an encapsulant or underfill composition depends on its chemical, physical, and mechanical properties. Properties that make an encapsulant or underfill composition desirable include low coefficient of thermal expansion (CTE), low moisture uptake, high adhesion, high toughness, high glass transition (Tg) temperature, high heat distortion temperature, and others. The encapsulant or underfill composition includes particulate filler inorganics such as silica or the like, and metal flakes or the like. The particulate filler increases the modulus and reduces the CTE of the composite adhesive, in order to better match the CTE of silicon and the glass fiber composite substrate material. An example of a silica-filled encapsulant or underfill composition is silica-filled epoxy-based liquid formulation.
-
FIG. 1A is a cross-section of apackage 100 during a no-flow chip-packaging process according to an embodiment. Thepackage 100 includes a flip-chip 110 and asolder bump 112 that is attached to the flip-chip 110. Electrical coupling for the flip-chip 110 is accomplished through adie bond pad 114 that is disposed on the flip-chip 110. - In an embodiment, a
mounting substrate 116 is included. Themounting substrate 116 is part of a printed wiring board (PWB) such as a main board. In an embodiment, the mountingsubstrate 116 is part of an interposer. In an embodiment, the mountingsubstrate 116 is part of a mezzanine PWB. In an embodiment, the mountingsubstrate 116 is part of an expansion card PWB. In an embodiment, the mountingsubstrate 116 is part of a small PWB such as a board for a handheld device such as a cell phone or a personal digital assistant (PDA). - The mounting
substrate 116 is also brought near the flip-chip 110 as indicated by the directional arrows therebetween. The mountingsubstrate 116 includes asubstrate bond pad 118 for electrical communication with the flip-chip 110. The mountingsubstrate 116 is covered with a no-flow underfill composition 120. In an embodiment, the mountingsubstrate 116 is prepared with a mountingsubstrate solder bump 113, which is disposed upon the mountingsubstrate 116 before the deposition of theunderfill composition 120. In an embodiment, theunderfill composition 120 is alternatively deposited upon the flip-chip 110 instead of on the mountingsubstrate 116. The chip-packaging composition 120 has unique formulations, according to various embodiments, and will be described below in greater detail. - A method of assembling the
package 100 includes bringing the flip-chip 110 and the mountingsubstrate 116 together after depositing theunderfill composition 120 on either or both of the flip-chip 110 or the mountingsubstrate 116. -
FIG. 1B is a cross-section of the package depicted inFIG. 1A after further processing. Thepackage 101 is depicted during assembly. Thesolder bump 112 is depicted as being forced through theunderfill composition 120 in anticipation of making electrical contact with thesubstrate bond pad 118. Thesolder bump 112 penetrates theunderfill composition 120. Theunderfill composition 120 is not pre-gelled. This allows particulate fillers to flow laterally away from thesubstrate bond pad 118. This also allows theunderfill composition 120 to be completely penetrated by thesolder bump 112. In the first instance, the particulate fillers would prevent a useful contact between thesolder bump 112 and thesubstrate bond pad 118. In the second instance, thepre-gelled underfill composition 120 would also prevent a useful contact between thesolder bump 112 and thesubstrate bond pad 118. - In an embodiment, the particulate filler is present from a trace amount, up to about 75% of the total weight of the composite that includes the chip-packaging composition. In an embodiment, the particulate filler is present in a range from about 30% to about 70% of the total weight of the composite that includes the chip-packaging composition. In an embodiment, the particulate filler is present in a range from about 45% to about 55% of the total weight of the chip-packaging composite.
-
FIG. 1C is a cross-section of the package depicted inFIG. 1B after further processing. Thepackage 102 is depicted after full contact between thesolder bump 112 and thesubstrate bond pad 118. In an embodiment, thesolder bump 112 is reflowed by heating thepackage 102. During curing, theunderfill composition 120 cleaves heterocyclic carbene adducts, which begins to cure theunderfill composition 120 within a low temperature range. - In an embodiment, the
underfill composition 120 is B-staged as is known in the art, and complete curing is delayed in accordance with more effective use of the thermal budget of thepackage 102 with further back-end-of-line (BEOL) packaging processing. Accordingly, the underfill composition 120 (FIG. 1B ) is depicted as item 121 (FIG. 1C ) to distinguish it as a completely cured underfill composition with residues according to an embodiment as set forth herein. - The
package 102 is depicted after a curing process has been carried out. In an embodiment, the curing process is carried out according to specific methods. In an embodiment, curing is followed by reflowing of thesolder bump 112 onto thesubstrate bond pad 118. In an embodiment, curing and reflowing are carried out substantially simultaneously. In an embodiment, curing is carried out by various processing paths including autocatalytic, additive catalytic, diluent cross-linking/hardening, thermoset, and combinations thereof. - In an embodiment, curing the
underfill composition 121 is cured by an autocatalytic process. The autocatalytic process is carried out in an embodiment by providing a reactive diluent in theunderfill composition 121. In an embodiment, the curing process is carried out by an additive catalytic curing process. The additive catalytic curing process includes an additive such as a metal catalyst powder that causes theunderfill composition 121 to cure. In an embodiment, a cross-linking/hardening process is carried out to cure theunderfill composition 121. Examples of specific cross-linker/hardener composition are set forth herein. In an embodiment, a thermoset curing process is carried out. Typically, several curing process embodiments are assisted by thermal treatment. However, in some embodiments, such as the use of an epoxy alone, thermoset processing may be done without other curing agent processes. -
FIG. 1D is a cross-section of apackage 104 during a no-flow underfill process according to an embodiment. Thepackage 104 includes the flip-chip 110 and thesolder bump 112 that is attached to the flip-chip 110. Electrical coupling for the flip-chip 110 is accomplished through adie bond pad 114 that is disposed on the flip-chip 110. - A mounting
substrate 116 is included. The mountingsubstrate 116 is prepared by forming a mountingsubstrate solder bump 113. In an embodiment, the mountingsubstrate solder bump 113 is first formed on the mountingsubstrate 116 by a process such as screen printing. Thereafter, the mountingsubstrate 116 is further prepared with a no-flow underfill composition 119, which is patterned such as by screen printing. In an embodiment, the no-flow underfill composition 119 is patterned by virtue of non-wetting qualities with respect to the mountingsubstrate solder bump 113, but with wetting qualities with respect to the mountingsubstrate 116. - The mounting
substrate 116 is also brought near the flip-chip 110 as indicated by the directional arrows therebetween. The mountingsubstrate 116 includes asubstrate bond pad 118 for electrical communication with the flip-chip 110. In an embodiment, the no-flow underfill composition 119 is alternatively deposited upon the flip-chip 110 instead of on the mountingsubstrate 116. Theunderfill composition 119 has unique formulations, according to various embodiments, and will be described below in greater detail. - A method of assembling the
package 100 includes bringing the flip-chip 110 and the mountingsubstrate 116 together after depositing the no-flow underfill composition 119 on either or both of the flip-chip 110 or the mountingsubstrate 116. - Chip-Packaging Compositions
- In an embodiment, the chip-packaging composition, whether it is an underfill composition or an encapsulation composition, includes an N-heterocyclic carbene catalyst, an epoxy resin, and the solution, reaction, and mixture products thereof including residue. In an embodiment, the chip-packaging composition includes a cycloaliphatic amine hardener, an epoxy resin, and the solution, reaction, and mixture products thereof including residue. In an embodiment, the chip-packaging composition includes an imidazole catalyst, an epoxy resin, and the solution, reaction, and mixture products thereof including residue.
- Resins
- Several resin types can be used in the chip-packaging composition and in connection with at least one of the N-heterocyclic carbene catalysts, the imidazole, and the cycloaliphatic amine hardener. In an embodiment, an epoxy resin is used as the principal component in the chip-packaging composition. In an embodiment, a diglycidyl ether of bisphenol-F is used. In an embodiment, a reaction product of bisphenol-F and epichlorohydrin is used. In an embodiment, a diglycidyl ether of bisphenol-A is used. In an embodiment, a reaction product of bisphenol-A and epichlorohydrin is used. In an embodiment, a multifunctional resin is used. In an embodiment, the multifunctional resin is an epoxylated novolac. In an embodiment, the multifunctional resin is an epoxylated cresol-formaldehyde resin. In an embodiment, the “resin” is a latex-based composition.
- In an embodiment, the thermosetting resin includes an epoxy and at least one of a co-curing compound selected from a maleimide, a cyanate ester, and a vinyl ether, and the solution, reaction, and mixture products thereof.
- In an embodiment, the thermosetting resin includes a maleimide. In an embodiment, the thermosetting resin includes a cyanate ester. In an embodiment, the thermosetting resin includes an ethynyl. In an embodiment, the thermosetting resin includes a vinyl.
- N-Heterocyclic Carbene Catalysts
- In an embodiment, the N-heterocyclic carbene catalyst includes the adduct of an N-heterocyclic carbene and an HY compound:
During processing, the adduct is activated in a temperature range from about 50° C. to about 150° C., in connection with the resin. Accordingly, the adduct dissociates to liberate the HY compound and, e.g., the carbene
begins to achieve polymerization of the resin in the chip-packaging composition. - In an embodiment, the HY compound, includes an electrophilic CH second compound in connection with the carbene first compound. In an embodiment, the HY compound includes a fluorobenzene. In an embodiment, the HY compound includes pentafluorobenzene. In an embodiment, the HY compound includes an aldehyde. In an embodiment, the HY compound includes an aromatic aldehyde. In an embodiment, the HY compound includes an unsubstituted aromatic aldehyde. In an embodiment, the HY compound includes a substituted aromatic aldehyde. In an embodiment, HY compound includes a C1-20 aliphatic. In an embodiment, HY compound includes a C1-20 cycloaliphatic. In an embodiment, HY compound includes a C1-20 branched aliphatic. In an embodiment, HY compound includes a C1-22 aromatic. In an embodiment, HY compound includes a C1-22 fluoroaromatic. In an embodiment, HY compound includes a C1-20 aldehyde. In an embodiment, HY compound includes a C1-20 ketone. In an embodiment, HY compound includes a C1-20 ether. In an embodiment, HY compound includes a C 1-20 amine. In an embodiment, HY compound includes a C1-20 amide.
- In an embodiment, at least one of the R1 and R2 functional groups include H as the entire functional group. In an embodiment, at least one of the R1 and R2 functional groups includes an aromatic. In an embodiment, at least one of the R1 and R2 functional groups includes a substituted aromatic. In an embodiment, at least one of the R1 and R2 functional groups includes an aliphatic. In an embodiment, at least one of the R1 and R2 functional groups includes a substituted aliphatic. In an embodiment, at least one of the R1 and R2 functional groups includes a cycloaliphatic. In an embodiment, at least one of the R1 and R2 functional groups includes a substituted cycloaliphatic. In an embodiment, at least one of the R1 and R2 functional groups includes a fluoroalkyl. In an embodiment, at least one of the R1 and R2 functional groups includes a fluoroaromatic. In an embodiment, the R1 and R2 functional groups are any combination of two of the above. In an embodiment, the R1 and R2 functional groups are substantially identical compounds.
- In an embodiment, the N-heterocyclic carbene catalyst includes the adduct composition
The functional groups R1, R2, R3, R4, R5, and R6, can be any combination of the R1 and R2 functional group examples set forth above and can be independently selected from hydrogen, aliphatics, substituted aliphatics, aromatics, substituted aromatics, cycloaliphatics, and substituted cycloaliphatics. - During processing, the adduct is activated in a temperature range from about 50° C. to about 150° C., in connection with the resin. Accordingly, the adduct dissociates and, e.g., the carbene radical
begins to achieve polymerization of the resin in the chip-packaging composition. The functional groups R1, R2, R3, R4, R5, and R6, can be any combination of the R1 and R2 functional group examples set forth above and can be independently selected from hydrogen, aliphatics, substituted aliphatics, aromatics, substituted aromatics, cycloaliphatics, and substituted cycloaliphatics. - In an embodiment, the HY functional group depicted in Equation (1), includes an electrophilic CH second compound in connection with the carbene first compound. In an embodiment, the Y group is any of the HY compounds set forth above with respect to the functional group depicted in equation (1).
- Resin Carbene-Adduct Combinations
- A number of resin carbene-adduct examples follow. These include resin and N-heterocyclic carbene catalyst chip-packaging compositions. In these examples, epoxy resins are used along with N-heterocyclic carbene adducts. In the following examples, inorganic fillers are also used.
- Table 1 illustrates the various samples. In the several examples, samples are prepared by blending the composition components together in a planetary mixer and/or a 3-roll mill. The samples are prepared at room temperature while applying vacuum over the composition. After the mixing processes set forth above, the chip-packaging compositions are transferred to a pan and cured in a convection oven at 125° C. for about 2 hours.
TABLE 1 Carbene-Adduct Catalyst Chip-packaging Compositions Sample N-hetero Carbene Epoxy Epoxy resin No. Cyclic Carbene mass, g resin mass, g 1 Pentafluoro 5 DER 75 Benzene 332 2 Benzaldehyde 5 DER 75 332 - Imidazole Catalysts
- In an embodiment, the catalyst includes an imidazole composition. In an embodiment, the imidazole includes
and the substituted version thereof as known in the art, for example the Curezol® series produced by Air Products. The cure temperature is in a range from about 50° C. to about 150° C., in connection with the resin. Accordingly, the unsubstituted imidazole begins to catalyze the resin to achieve homopolymerization of the resin in the chip-packaging composition. - Particularly useful imidazol compounds for these embodiments are Curezol® 1B2MZ, Curezol® 2E4MZ, and Curezol® AMI-2.
- Resin-Imidazole Combinations
- A number of resin-imidazole examples follow. These include cured resin and imidazole catalyst chip-packaging compositions. In these examples, epoxy resins are used along with imidazoles. In the following examples, inorganic fillers are also used.
- Table 2 illustrates the various samples. In the several examples, samples are prepared by stirring the composition components together in a planetary mixer and a 3-roll mill. The samples are prepared at room temperature while reducing ambient pressure over the composition. After the mixing processes set forth above, the chip-packaging compositions are transferred to a pan and cured in a convection oven at about 70° C. for about 6 hours.
TABLE 2 Imidazole Catalyst Chip-packaging Compositions Epoxy Sample Imidazole Epoxy resin Silica Particulate No. Imidazole mass, g resin Mass, g Filler, g 3 Curezol ® 4 DER 100 193 1B2MZ 354 4 Curezol ® 4 DER 100 193 2E4MZ 354 5 Curezol ® 4 DER 100 193 AMI-2 354 - Cycloaliphatic Amine Hardeners
- Several cycloaliphatic diamine hardeners can be used according to an embodiment. In an embodiment, the cycloaliphatic diamine hardener includes primary or secondary amine groups. In an embodiment, the cycloaliphatic diamine hardener includes carbon skeletons of five and six-member rings. In an embodiment, the cycloaliphatic diamine hardener features steric congestion near the amine groups.
- In an embodiment, the cycloaliphatic diamine hardener is monocyclic or multicyclic in another embodiment. One cycloaliphatic diamine hardener embodiment includes menthane diamine and the like. One cycloaliphatic diamine hardener embodiment includes isophorone diamine and the like. One cycloaliphatic diamine hardener embodiment includes various members of the Ancamine® series, which is manufactured by Air Products Incorporated, of Allentown, Pa. Other commercial hardeners are examples of cycloaliphatic hardener embodiments. In an embodiment, the cycloaliphatic diamine hardener is the structure
In an embodiment, the cycloaliphatic diamine hardener is the structure - Cycloaliphatic amine hardeners are used according to an embodiment, which allow for hardening at an economized thermal budget during processing. In an embodiment, the hardener is used in connection an epoxy resin for an chip-packaging composition. Curing with a cycloaliphatic amine hardener can be carried out in a temperature range from about 50° C. to about 125° C. and above. The rate of curing for the hardener can be affected by the temperature, with a direct proportionality therebetween.
- In a process embodiment, a cycloaliphatic amine hardener is added to an epoxy resin mass in a ratio of about 1:3 hardener-to-resin, and the composition is cured at about 125° C. for about 2 hours. The resulting chip-packaging composition achieves a Tg in a range from about 123° C. to about 160° C.
- A number of cycloaliphatic amine hardener examples follow. In these examples, epoxy resins were obtained from Dow Chemical Co. Such epoxy resins were of the DER™ type. In the following examples, Ancamine® brand cycloaliphatic amine hardeners were obtained from Air Products, Inc. In the following examples, inorganic fillers were obtained from Denka Corporation of New York, N.Y., and included several examples from the FB® brand fillers.
- Table 3 illustrates the various samples and selected resultant properties. In the several examples, samples were prepared by stirring the components together at room temperature using a 1-Liter glass reaction kettle fitted with an overhead mechanical stirrer, stoppers, and a vacuum valve. The components were stirred for 10 minutes while a vacuum was applied to degas the sample. After stirring, the samples were allowed to sit in the vacuum for about 1 minute to further degas. Thereafter, stirring was resumed for about 10 minutes, followed by further degassing without stir for about 1 minute.
- After the mixing processes set forth above, the chip-packaging compositions were transferred to a 10 cm diameter, 1 cm depth aluminum pan and cured in a convection oven at 125° C. for about 2 hours.
TABLE 2 Cycloaliphatic Amine Hardened Chip-packaging Compositions Epoxy Sam- resin Filler ple Diamine Epoxy mass, Denka mass, Tg, No. Diamine mass, g resin g Filler g ° C. 8 Ancamine 15 DER 48.96 FB-74X each 154.6 2267 332 FB-35X 31.92 9 Ancamine 15 DER 48.06 FB-74X Each 144.6 2264 332 FB-35X 31.92 10 Ancamine 23 DER 66.32 FB-74X Each 149.2 2049 332 FB-35X 31.92 11 Ancamine 23 DER 69.19 FB-74X Each 149.2 2049 332 FB-35X 31.92 12 Ancamine 20 DER 66.85 FB-74X Each 141.7 2264 332 FB-35X 31.92 13 Ancamine 20 DER 62.33 FB-74X Each 147.5 2049 332 FB-35X 31.92 14 Ancamine 20 DER 69.26 FB-74X Each 137.8 2264 332 FB-35X 31.92 15 Ancamine 20 DER 70.57 FB-74X Each 146.5 2267 332 FB-35X 31.92 - In an embodiment, the hardener and resin are present in formulations in equivalent epoxy ratios (ratio of amine hydrogen to epoxy groups) of 0.5:1, of 1:1, and of 4:1, and of ratios therebetween. In a process embodiment, an epoxy resin mass is added to a hardener in a ratio of about 1:3 hardener-to-resin, and the composition is cured at about 125° C. for about 2 hours. The resulting chip-packaging composition achieves a Tg in a range from about 123° C. to about 160° C.
- Resin-Catalyst-Hardener Chip-Packaging Compositions
- A number of resin-catalyst-hardener chip-packaging composition examples follow. In these examples, epoxy resins are used along with imidazolium adduct catalysts and cycloaliphatic amine hardeners.
- Table 4 illustrates the various samples. In the several examples, samples are prepared similar to the samples set forth in Table 3. After the mixing processes set forth above, the resin-carbene-hardener chip-packaging compositions are transferred to a pan and cured in a convection oven at 125° C. for about 2 hours. The resin-imidazole-hardener chip-packaging compositions are transferred to a pan and cured in a convection oven at 70° C. for about 6 hours
TABLE 4 Catalyst-Hardener-Resin Chip-packaging Compositions Sample Epoxy Hardener Filler No. resin, g mass, g Catalyst mass, g 16 47 24 Pentafluoro 19 benzene, 10 g 17 39 20 Pentafluoro 30 benzene, 11 g 18 30 30 Pentafluoro 30 benzene, 10 g 19 35 34 Phenol 26 aldehyde, 9 g 20 50 20 Phenol 20 Aldehyde, 10 g 21 40 20 Phenol 32 Aldehyde, 8 g 22 65 10 Phenol 10 Aldehyde, 15 g 23 100 10 Imidazole, 4 g 190 24 100 10 2-phenylimidazole, 4 g 190 25 100 10 2-ethyl 3-ethylcyanoimidazole, 190 4 g 26 100 10 N-methylimidazole, 4 g 190 27 100 20 N-methylimidazole, 4 g 190 28 100 10 2-ethylimidazole, 4 g 190 29 100 10 2-ethylimidazole, 4 g 190
The resin is used in separate embodiments of Sample numbers 18-22 include first a diglycidyl ether of bisphenol-A. Then, in a repeat of Sample numbers 18-22, an oligomer diglycidyl ether of bisphenol-A is used. The filler includes Denka® brand fillers including equal proportions of Denka FB-74× and Denka FB-35×. - Additive Materials
- In an embodiment, additive materials are included with the chip-packaging compositions. The additive materials and the chip-packaging compositions constitute “chip-packaging mixtures” according to embodiments set forth herein. But unless expressly defined as such, “chip-packaging mixtures” and “chip-packaging compositions” can be used interchangeably.
- Fluxing agents are added to assist in assuring quality electrical connections between the bumps and the bond pads during reflow. In an embodiment, a sulfonic acid-releasing fluxing agent is used. One fluxing agent type includes organic carboxylic acids and the like. Another fluxing agent type includes polymeric fluxing agents and the like. The examples of fluxing agents are any chemicals containing hydroxyl (—OH) group or carboxylic (—COOH) group or both, such as glycerin, ethylene glycol, tartaric acid, adipic acid, citric acid, malic acid, meilic acid, and glutaric acid. The fluxing agent is usable during processing at the temperature ranges set forth in this disclosure for the catalyst and/or hardener embodiments, as well as temperatures ranging between about 100° C. to about 300° C. In an embodiment the fluxing agent is provided in a range from about 1% to about 20% by weight of the total chip-packaging composition when it is prepared.
- In an embodiment, one additive material is an elastomer for imparting flexibility to the principal chip-packaging composition. In an embodiment the elastomer is provided in a range from about 0.5o about 5 by weight of the total chip-packaging composition when it is prepared.
- Another additive material according to an embodiment is a reactive diluent. The specific reactive diluent that is employed will depend upon compatibility with the chip-packaging composition. Because of the bonding and sealing nature of the process embodiments, the reactive diluent can react or dissolve into the final chip-packaging mixture instead of being volatilized, or it can both react and dissolve. Reactive diluents for the above chip-packaging compositions according to embodiments include other low viscosity epoxy monomers such as phenyl glycidyl ethers, nonyl phenyl glycidyl ethers, p-butylphenyl glycidyl ethers, alkyl C8-C14 glycidyl ethers, cyclo aliphatic epoxies and the like. In an embodiment the reactive diluent is provided in a range from about 1% to about 10% by weight of the total chip-packaging composition when it is prepared.
- Another additive material according to an embodiment is an adhesion promoter. The specific adhesion promoter that is employed depends upon compatibility with the given chip-packaging composition. Adhesion promoters that can be added to the above chip-packaging compositions include organic and inorganic combinations. In an embodiment, a silane coupling agent or the like is used as an adhesion promoter. In an embodiment, an organo-ziconate composition or the like is used as an adhesion promoter. In an embodiment, an organo-titanate composition or the like is used as an adhesion promoter. In an embodiment the adhesion promoter is provided in a range from about 0.01% to about 5% by weight of the total chip-packaging composition when it is prepared.
- Another additive material according to an embodiment is a flow modifier such as a surfactant. The specific flow modifier that is employed depends upon compatibility with the chip-packaging composition. The surfactant requires properties such as compatibility with the chip-packaging composition. In an embodiment, the surfactant is anionic such as long chain alkyl carboxylic acids, such as lauric acids, steric acids, and the like. In an embodiment, the surfactant is nonionic. Examples of nonionic surfactants are polyethylene oxides, poly propylene oxides, acrylic polymers, and the like. In an embodiment, the surfactant is cationic such as alkyl ammonium salts such as tert butyl ammonium chlorides, or hydroxides. In an embodiment the flow modifier is provided in a range from about 0.01% to about 1% by weight of the total chip-packaging composition when it is prepared.
- Another additive material according to an embodiment is a deforming agent. The specific deforming agent that is employed depends upon compatibility with the principal chip-packaging composition. The deforming agent is also referred to as a plasticizer. In an embodiment the deforming agent is provided in a range from about 0.1% to about 2% by weight of the total chip-packaging composition when it is prepared.
- Another additive material according to an embodiment is a toughening agent. A toughening agent causes the chip-packaging composition to resist crack propagation. In an embodiment, an elastomer is used as the toughening agent. The specific elastomer that is employed to toughen the matrix depends upon compatibility with the chip-packaging composition. For example, an elastomer that is used with epoxy-functionalized compositions is carboxy-terminated polybutadiene-acrylonitrile (CTBN). CTBN is the generic name for a family of elastomer additives for epoxies, with the primary elastomer being functionalized butadine-acrylonitrile copolymer. These elastomers are available as epoxy, carboxy, amino and vinyl terminal functionalities. Other elastomers may be used that are compatible with a given chip-packaging composition. In an embodiment the toughening agent is provided in a range from about 1% to about 10% by weight of the total chip-packaging composition when it is prepared.
- Another additive material according to an embodiment is a inorganic particulate filler. Inorganic particulate fillers that optionally are added to the chip-packaging mixtures include oxides of various elements such as silica, alumina, and others. Other inorganic particulate fillers include nitrides such as silicon nitride and the like. Other inorganic particulate fillers include conductive materials such as graphite, diamond, and the like. When an inorganic particulate filler is added, the chip-packaging mixture is more appropriately referred to as an “chip-packaging composite”, in that it has inorganic particulate fillers as existing technology does, but it includes an chip-packaging composition according to various embodiments. The chip-packaging composite embodiments, unlike most other embodiments, include a more-than-one-phase substance. In an embodiment the inorganic particulate filler is provided in a range from about 1% to about 70% by weight of the total chip-packaging composite when it is prepared.
-
FIG. 2A is a cross-section of apackage 200 during processing according to an embodiment. Thepackage 200 includes a flip-chip 210 and asolder bump 212 that is attached to the flip-chip 210. Electrical coupling for the flip-chip 210 is accomplished through adie bond pad 214 that is landed on the flip-chip 210. The flip-chip 210 is disposed on a mountingsubstrate 216. The mountingsubstrate 216 is part of an interposer. In an embodiment, the mountingsubstrate 216 is part of a small PWB such as a board for a handheld device such as a cell phone or a PDA. -
FIG. 2A also depicts a chip-packaging composition 220 that has acted to encapsulate thedie bond pad 214. In an embodiment, the chip-packaging composition 220 includes a thermosetting resin, and at least one of the N-heterocyclic carbene catalysts and the cycloaliphatic hardeners according to any of the embodiments set forth in this disclosure. In an embodiment, at least one of the aforementioned additives is present as set forth in this disclosure. - In
FIG. 2A , the mountingsubstrate 216 is depicted being brought near aboard 222, which will be coupled to the mountingsubstrate 216 through a soldersecond bump 224. The solder second bump is depicted as about to penetrate a stress-compensation collar (SCC)precursor 226. In an embodiment, theSCC precursor 226 includes a thermosetting resin, and at least one of the N-heterocyclic carbene catalysts and the cycloaliphatic hardeners according to any of the embodiments set forth in this disclosure. - In an embodiment, the mounting
substrate 216 includes a stress-relief layer (SRL) 228 that is in contact with the soldersecond bump 224. In an embodiment, theSRL 228 includes a thermosetting resin and at least one of the N-heterocyclic carbene catalysts and the cycloaliphatic hardeners according to any of the embodiments set forth in this disclosure. - In an embodiment, the
board 222 is prepared with a substantially particle-free SCC 230, through which the soldersecond bump 224 passes upon mating the soldersecond bump 224 with theboard 222. In an embodiment, the particle-free SCC 230 acts in concert with aSCC precursor 226 that includes up to about 50% or more particulate filler. The particle-free SCC 230 acts as a particle deflector during mating of theboard 222 with the soldersecond bump 222. -
FIG. 2B is a cross-section of the package depicted inFIG. 2A after further processing according to an embodiment. Thepackage 201 is depicted after full assembly and curing of the various layers and after reflow of the various solder bumps. In an embodiment, curing is followed by reflowing of any of the solder bumps onto the various substrate bond pads. In an embodiment, curing and reflowing are carried out substantially simultaneously. In an embodiment, curing is carried out by various processing paths including autocatalytic, additive catalytic, diluent cross-linking/hardening, thermoset, and a combination thereof. -
FIG. 3 is a process flow diagram 300 according to an embodiment. - At 310, the process includes no-flow depositing an underfill mixture onto a substrate. According to the various embodiments, the substrate can be any of the die, the mounting substrate, and/or the board.
- At 320, the process includes aligning the die and the mounting substrate and bringing them together. According to an embodiment, the process can include aligning the mounting substrate and the board and bring them together by allowing the solder second bump to penetrate an SCC precursor.
- In an embodiment, the process commences at 320, and branches to 322. At 322, the process includes flow underfilling the flip chip, followed by further processing.
- At 330, the process includes reflowing the solder bump. The process can also include thermal activation of the at least one of the N-heterocyclic carbene catalysts and the cycloaliphatic hardeners in the underfill composition. According to an embodiment, the process includes reflowing the solder first bump against the mounting substrate. According to an embodiment, the process includes reflowing the solder second bump against the board. According to an embodiment, the process includes reflowing the solder first bump against the mounting substrate, and the solder second bump against the board.
- At 340, the process includes curing the underfill composition.
- In an embodiment, the chip-packaging composition is used in an injection molding process to encapsulate a chip according to known technique. Any chip-packaging composition embodiment can be used as an encapsulant.
-
FIG. 4 is a depiction of acomputing system 400 according to an embodiment. One or more of the foregoing embodiments of at least one of the N-heterocyclic carbene catalysts and the cycloaliphatic hardeners chip-packaging compositions, whether as compositions, mixtures, or composites, may be utilized in a computing system, such as acomputing system 400 ofFIG. 4 . Thecomputing system 400 includes at least one processor (not pictured), which is enclosed in apackage 410, adata storage system 412, at least one input device such askeyboard 414, and at least one output device such asmonitor 416, for example. Thecomputing system 400 includes a processor that processes data signals, and may include, for example, a microprocessor, available from Intel Corporation. In addition to thekeyboard 414, thecomputing system 400 can include another user input device such as amouse 418, for example. - For purposes of this disclosure, a
computing system 400 embodying components in accordance with the claimed subject matter may include any system that utilizes a at least one of the N-heterocyclic carbene catalysts and the cycloaliphatic hardeners chip-packaging composition, which may be coupled to a mountingsubstrate 420, for example, for a data storage device such as dynamic random access memory, polymer memory, flash memory, and phase-change memory. The chip-packaging composition that includes at least one of the N-heterocyclic carbene catalysts and the cycloaliphatic hardeners can also be coupled to a mountingsubstrate 420 for a die that contains a digital signal processor (DSP), a micro-controller, an application specific integrated circuit (ASIC), or a microprocessor. - Embodiments set forth in this disclosure can be applied to devices and apparatuses other than a traditional computer. For example, a die can be packaged with an embodiment of the chip-packaging composition that includes at least one of the N-heterocyclic carbene catalysts and the cycloaliphatic hardeners, and it can be placed in a portable device such as a wireless communicator or a hand-held device such as a personal digital assistant and the like. Another example is a die that can be packaged with a chip-packaging composition and at least one of the N-heterocyclic carbene catalysts and the cycloaliphatic hardeners, and placed in a vehicle such as an automobile, a locomotive, a watercraft, an aircraft, or a spacecraft.
- The Abstract is provided to comply with 37 C.F.R. § 1.72(b) requiring an abstract that will allow the reader to quickly ascertain the nature and gist of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.
- In the foregoing Detailed Description, various features are grouped together in a single embodiment for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the claimed embodiments of the invention require more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive subject matter lies in less than all features of a single disclosed embodiment. Thus the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate preferred embodiment.
- It will be readily understood to those skilled in the art that various other changes in the details, material, and arrangements of the parts and method stages which have been described and illustrated in order to explain the nature of this invention may be made without departing from the principles and scope of the invention as expressed in the subjoined claims.
Claims (46)
1. A chip-packaging composition comprising:
an N-heterocyclic carbine;
a resin; and
the solution, reaction, and mixture products of the composition.
2. The chip-packaging composition of claim 1 , further including a hardener.
3. The chip-packaging composition of claim 1 , wherein the N-heterocyclic carbene is present in a range from about 0.1% to about 40% of the chip-packaging composition.
4. The chip-packaging composition of claim 1 , wherein the N-heterocyclic carbene is an adduct of a carbene first compound and a second compound.
5. The chip-packaging composition of claim 1 , wherein the N-heterocyclic carbene is an adduct of a carbene first compound and a second compound, wherein the second compound is selected from an electrophilic CH-bond compound, pentabenzyl fluoride, phenolaldehyde, and combinations thereof.
6. The chip-packaging composition of claim 1 , wherein the N-heterocyclic carbene is an adduct of a carbene first compound and a second compound, and wherein the N-heterocyclic carbene includes the structure
and wherein R1 and R2 are selected from H, OH, aldehydes, alkyls, alicyclics, aryls, phenyls, and combinations thereof.
7. The chip-packaging composition of claim 1 , wherein the N-heterocyclic carbene is an adduct of a carbene first compound and a second compound, and wherein the adduct includes the structure
and Y is selected from H, aliphatics of C1-20, cycloaliphatics C1-20, branched aliphatics C1-20, aromatics C1-22, fluoroaromatics C1-22, aldehydes C1-20, ketones C1-20, ethers C1-20, amines C1-20, amides C1-20, and combinations thereof.
8. The chip-packaging composition of claim 1 , wherein the N-heterocyclic carbene is an adduct of a carbene first compound and a second compound, and wherein the N-heterocyclic carbene includes the structure
and wherein R1, R2, and R3 are selected from H, OH, aldehydes, alkyls, alicyclics, aryls, phenyls, and combinations thereof.
9. The chip-packaging composition of claim 1 , wherein the N-heterocyclic carbene is an adduct of a carbene first compound and a second compound, and wherein the adduct includes the structure
and Y is selected from H, aliphatics of C1-20, cycloaliphatics C1-20, branched aliphatics C1-20, aromatics C1-22, fluoroaromatics C1-22, aldehydes C1-20, ketones C1-20, ethers C1-20, amines C1-20, amides C1-20, and combinations thereof.
10. The chip-packaging composition of claim 1 , further including a particulate filler.
11. The chip-packaging composition of claim 1 , further including at least one additive material selected from:
a catalyst; an adhesion promoter; an elastomer; a filler particulate; a diluent; a hardener/crosslinker; a surfactant; a deforming agent; and a toughening agent.
12. An article comprising:
a substrate, selected from a microelectronic die, a mounting substrate, and a board; and
a chip-packaging composition in contact with the substrate, wherein the chip-packaging composition includes an N-heterocyclic carbene; a resin; and the solution, reaction, and mixture products of the composition.
13. The article of claim 12 , wherein the substrate includes a mounting substrate disposed on the chip-packaging composition on a first side thereof, and further including a microelectronic die second substrate disposed on the chip-packaging composition on a second side thereof.
14. The article of claim 12 , further including a cycloaliphatic amine hardener.
15. An article comprising:
a substrate, selected from a microelectronic die, a mounting substrate, and a board; and
a chip-packaging composition in contact with the substrate, wherein the chip-packaging composition includes a cycloaliphatic amine hardener; a resin; and the solution, reaction, and mixture products of the composition.
16. The article of claim 15 , wherein the substrate includes a mounting substrate disposed on the chip-packaging composition on a first side thereof, and further including a microelectronic die second substrate disposed on the chip-packaging composition on a second side thereof.
17. The article of claim 15 , further including an N-heterocyclic carbene catalyst in a percent weight presence in a range from about 5% to about 35%.
18. A chip-packaging composition comprising:
an imidazole catalyst;
a resin; and
the solution, reaction, and mixture products of the composition.
19. The chip-packaging composition of claim 18 , wherein the imidazole catalyst includes a diamine hardener.
21. An article comprising:
a substrate, selected from a microelectronic die, a mounting substrate, and a board; and
a chip-packaging composition in contact with the substrate, wherein the chip-packaging composition includes an imidazole catalyst; a resin; and the solution, reaction, and mixture products of the composition.
22. The article of claim 21 , wherein the substrate includes a mounting substrate disposed on the chip-packaging composition on a first side thereof, and further including a microelectronic die second substrate disposed on the chip-packaging composition on a second side thereof.
23. The article of claim 21 , wherein the imidazole catalyst is present in range from about 2% to about 15%.
24. A process comprising:
contacting a chip-packaging composition with a substrate, the chip-packaging composition including:
an N-heterocyclic carbene adduct;
a resin; and
the solution, reaction, and mixture products of the composition; and
curing the chip-packaging composition at a temperature below about 150° C.
25. The process of claim 24 , wherein curing is carried out in a temperature range from about 45° C. to about 145° C.
26. The process of claim 24 , wherein the chip-packaging composition further includes a cycloaliphatic amine hardener, and wherein curing includes first beginning to react the hardener at a first temperature and second beginning to cleave the carbene at a second temperature, wherein the first temperature is lower than the second temperature.
27. A process comprising:
contacting a chip-packaging composition with a substrate, the chip-packaging composition including:
a cycloaliphatic amine hardener;
a resin; and
the solution, reaction, and mixture products of the composition; and
curing the chip-packaging composition at a temperature below about 80° C.
28. The process of claim 27 , wherein curing is carried out in a temperature range from about 45° C. to about 70° C.
29. The process of claim 27 , wherein the chip-packaging composition further includes at least one of an N-heterocyclic carbene catalyst, and wherein curing includes first beginning to react the hardener at a first temperature and second beginning to cleave the carbene at a second temperature, wherein the first temperature is lower than the second temperature.
30. A process comprising:
contacting a chip-packaging composition with a substrate, the chip-packaging composition including:
an imidazole catalyst;
a resin; and
the solution, reaction, and mixture products of the composition; and
curing the chip-packaging composition at a temperature below about 80° C.
31. The process of claim 30 , wherein curing is carried out in a temperature range from about room temperature to about 70° C.
32. The process of claim 30 , wherein the chip-packaging composition further includes a cycloaliphatic hardener, and wherein curing includes first beginning to react the hardener at a first temperature and second activating the imidazole catalyst at a second temperature, wherein the first temperature is lower than the second temperature.
33. A computing system comprising:
a microelectronic die;
a mounting substrate, wherein the die is coupled to the mounting substrate through a solder first bump;
a chip-packaging composition, wherein the chip-packaging composition includes a thermosetting resin and a residue derived from an N-heterocyclic carbene adduct; and
a dynamic random-access storage device coupled to the microelectronic die.
34. The computing system of claim 33 , wherein the computing system is disposed in one of a computer, a wireless communicator, a hand-held device, an automobile, a locomotive, an aircraft, a watercraft, and a spacecraft, and wherein the microelectronic die is selected from a data storage device, a digital signal processor, a micro controller, an application specific integrated circuit, and a microprocessor.
35. A computing system comprising:
a microelectronic die;
a mounting substrate, wherein the die is coupled to the mounting substrate through a solder first bump;
a chip-packaging composition, wherein the chip-packaging composition includes a thermosetting resin and a residue derived from a cycloaliphatic amine hardener; and
a dynamic random-access storage device coupled to the microelectronic die.
36. The computing system of claim 35 , wherein the computing system is disposed in one of a computer, a wireless communicator, a hand-held device, an automobile, a locomotive, an aircraft, a watercraft, and a spacecraft, and wherein the microelectronic die is selected from a data storage device, a digital signal processor, a micro controller, an application specific integrated circuit, and a microprocessor.
37. A computing system comprising:
a microelectronic die;
a mounting substrate, wherein the die is coupled to the mounting substrate through a solder first bump;
a chip-packaging composition, wherein the chip-packaging composition includes a thermosetting resin and a residue derived from an imidazole catalyst; and
a dynamic random-access storage device coupled to the microelectronic die.
38. The computing system of claim 37 , wherein the imidazole catalyst includes a diamine hardener.
39. The computing system of claim 37 , wherein the computing system is disposed in one of a computer, a wireless communicator, a hand-held device, an automobile, a locomotive, an aircraft, a watercraft, and a spacecraft, and wherein the microelectronic die is selected from a data storage device, a digital signal processor, a micro controller, an application specific integrated circuit, and a microprocessor.
41. The chip-packaging composition of claim 40 , further including a catalyst.
42. The chip-packaging composition of claim 40 , further including an adhesion promoter.
43. The chip-packaging composition of claim 40 , further including a reactive diluent.
44. The chip-packaging composition of claim 40 , further including a surfactant.
45. The chip-packaging composition of claim 40 , further including a deforming agent.
46. The chip-packaging composition of claim 40 , further including a toughening agent.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/022,250 US20080116497A1 (en) | 2005-09-30 | 2008-01-30 | Chip-packaging compositions including catalysts and hardeners, packages made therewith, and methods of assembling same |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/241,258 US7351784B2 (en) | 2005-09-30 | 2005-09-30 | Chip-packaging composition of resin and cycloaliphatic amine hardener |
| US12/022,250 US20080116497A1 (en) | 2005-09-30 | 2008-01-30 | Chip-packaging compositions including catalysts and hardeners, packages made therewith, and methods of assembling same |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US11/241,258 Division US7351784B2 (en) | 2005-09-30 | 2005-09-30 | Chip-packaging composition of resin and cycloaliphatic amine hardener |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US20080116497A1 true US20080116497A1 (en) | 2008-05-22 |
Family
ID=37984596
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US11/241,258 Expired - Fee Related US7351784B2 (en) | 2005-09-30 | 2005-09-30 | Chip-packaging composition of resin and cycloaliphatic amine hardener |
| US12/022,250 Abandoned US20080116497A1 (en) | 2005-09-30 | 2008-01-30 | Chip-packaging compositions including catalysts and hardeners, packages made therewith, and methods of assembling same |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US11/241,258 Expired - Fee Related US7351784B2 (en) | 2005-09-30 | 2005-09-30 | Chip-packaging composition of resin and cycloaliphatic amine hardener |
Country Status (1)
| Country | Link |
|---|---|
| US (2) | US7351784B2 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102013008723A1 (en) * | 2013-05-23 | 2014-11-27 | Deutsche Institute Für Textil- Und Faserforschung Denkendorf | Polymerizable reaction mixture for the production of epoxy resins and their use |
| TWI870962B (en) * | 2014-08-20 | 2025-01-21 | 新加坡商安靠科技新加坡控股私人有限公司 | Semiconductor device and manufacturing method thereof |
Families Citing this family (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7351784B2 (en) * | 2005-09-30 | 2008-04-01 | Intel Corporation | Chip-packaging composition of resin and cycloaliphatic amine hardener |
| US20070152311A1 (en) * | 2005-12-30 | 2007-07-05 | Saikumar Jayaraman | Chip-packaging compositions including bis-maleimides, packages made therewith, and methods of assembling same |
| US7314778B2 (en) * | 2005-12-30 | 2008-01-01 | Intel Corporation | Wafer-level processing of chip-packaging compositions including bis-maleimides |
| US7550680B2 (en) * | 2006-06-14 | 2009-06-23 | Stats Chippac Ltd. | Package-on-package system |
| US20080079175A1 (en) * | 2006-10-02 | 2008-04-03 | Michael Bauer | Layer for chip contact element |
| US7948090B2 (en) * | 2006-12-20 | 2011-05-24 | Intel Corporation | Capillary-flow underfill compositions, packages containing same, and systems containing same |
| US7605477B2 (en) * | 2007-01-25 | 2009-10-20 | Raytheon Company | Stacked integrated circuit assembly |
| US7977155B2 (en) * | 2007-05-04 | 2011-07-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer-level flip-chip assembly methods |
| US9460951B2 (en) * | 2007-12-03 | 2016-10-04 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of wafer level package integration |
| US10074553B2 (en) * | 2007-12-03 | 2018-09-11 | STATS ChipPAC Pte. Ltd. | Wafer level package integration and method |
| US8009442B2 (en) * | 2007-12-28 | 2011-08-30 | Intel Corporation | Directing the flow of underfill materials using magnetic particles |
| US9236319B2 (en) * | 2008-02-29 | 2016-01-12 | Stats Chippac Ltd. | Stacked integrated circuit package system |
| EP2421342B1 (en) * | 2008-12-22 | 2013-09-11 | Fujitsu Limited | Method of manufacturing an electronic component |
| JP5388341B2 (en) * | 2009-03-31 | 2014-01-15 | ナミックス株式会社 | Liquid resin composition for underfill, flip chip mounting body and method for producing the same |
| SG171555A1 (en) | 2009-11-23 | 2011-06-29 | Dow Global Technologies Inc | Epoxy resin formulations for underfill applications |
| US9045585B2 (en) | 2009-11-23 | 2015-06-02 | Dow Global Technologies Llc | Toughened epoxy resin formulations |
| JP5023137B2 (en) * | 2009-11-27 | 2012-09-12 | 京セラドキュメントソリューションズ株式会社 | Lamp lighting control device and image forming apparatus |
| US8796075B2 (en) | 2011-01-11 | 2014-08-05 | Nordson Corporation | Methods for vacuum assisted underfilling |
| US20120178219A1 (en) * | 2011-01-11 | 2012-07-12 | Nordson Corporation | Methods for vacuum assisted underfilling |
| US8430295B2 (en) * | 2011-09-30 | 2013-04-30 | Rohm And Haas Electronic Materials Llc | Curable flux composition and method of soldering |
| RU2507226C2 (en) * | 2011-12-28 | 2014-02-20 | Татьяна Валентиновна Лапицкая | Method of producing epoxy resin curing agents |
| RU2528681C2 (en) * | 2011-12-28 | 2014-09-20 | Татьяна Валентиновна Лапицкая | Polymer composition |
| CN104378907B (en) * | 2013-08-12 | 2017-06-30 | 富葵精密组件(深圳)有限公司 | Circuit board and preparation method thereof |
| US9441070B2 (en) | 2013-09-11 | 2016-09-13 | Rohm And Haas Electronic Materials Llc | Divinylarene dioxide compositions having reduced volatility |
| US9650471B2 (en) | 2015-04-07 | 2017-05-16 | International Business Machines Corporation | Polyhexahydrotriazine dielectrics |
| WO2017111786A1 (en) * | 2015-12-23 | 2017-06-29 | Intel Corporation | No-flow adhesive for second and third level interconnects |
| US9828467B2 (en) | 2016-02-05 | 2017-11-28 | International Business Machines Corporation | Photoresponsive hexahydrotriazine polymers |
Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4013747A (en) * | 1966-12-22 | 1977-03-22 | Optipatent Ag | Method for making spectacle frame components |
| US4321354A (en) * | 1978-07-17 | 1982-03-23 | Milliken Research Corporation | Polyamine substituted cycloaliphatic compounds |
| US4874548A (en) * | 1988-03-14 | 1989-10-17 | Ameron, Inc. | Conductive adhesive |
| US5025078A (en) * | 1990-02-02 | 1991-06-18 | Air Products And Chemicals, Inc. | Epoxy resin systems containing methyl-2,6,-cyclohexanediamine |
| US5252631A (en) * | 1991-08-12 | 1993-10-12 | General Motors Corporation | Method for enhanced dielectric curing |
| US5258426A (en) * | 1989-02-23 | 1993-11-02 | Kabushiki Kaisha Toshiba | Semiconductor device encapsulant |
| US5508373A (en) * | 1994-08-04 | 1996-04-16 | Henkel Corporation | Curing agents for epoxy resins based on 1,2-diaminocyclohexane |
| US6642344B1 (en) * | 2001-02-12 | 2003-11-04 | Dorf Ketal Chemicals, Llc | Curing agents for epoxy-based polymers |
| US6911546B2 (en) * | 2002-12-26 | 2005-06-28 | International Business Machines Corporation | Catalytic depolymerization of polymers containing electrophilic linkages using nucleophilic reagents |
| US7141629B2 (en) * | 2000-01-31 | 2006-11-28 | Huntsman Advanced Materials Americas Inc. | Epoxy resin composition |
| US20070090532A1 (en) * | 2005-09-30 | 2007-04-26 | Lehman Stephen E | Chip-packaging compositions including catalysts and hardeners, packages made therewith, and methods of assembling same |
| US20070152311A1 (en) * | 2005-12-30 | 2007-07-05 | Saikumar Jayaraman | Chip-packaging compositions including bis-maleimides, packages made therewith, and methods of assembling same |
| US20070252311A1 (en) * | 2004-11-09 | 2007-11-01 | Wilson Tam | Polymerization of macrocyclic polyester oligomers using N-heterocyclic carbene catalysts |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE19653914A1 (en) * | 1996-12-21 | 1998-06-25 | Ppg Industries Inc | Sealant and its use for the manufacture of pressure-tight containers |
| EP0860486A1 (en) * | 1997-02-20 | 1998-08-26 | Procoat Aktiebolag | Composition for coating, sealing and protection purposes |
-
2005
- 2005-09-30 US US11/241,258 patent/US7351784B2/en not_active Expired - Fee Related
-
2008
- 2008-01-30 US US12/022,250 patent/US20080116497A1/en not_active Abandoned
Patent Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4013747A (en) * | 1966-12-22 | 1977-03-22 | Optipatent Ag | Method for making spectacle frame components |
| US4321354A (en) * | 1978-07-17 | 1982-03-23 | Milliken Research Corporation | Polyamine substituted cycloaliphatic compounds |
| US4874548A (en) * | 1988-03-14 | 1989-10-17 | Ameron, Inc. | Conductive adhesive |
| US5258426A (en) * | 1989-02-23 | 1993-11-02 | Kabushiki Kaisha Toshiba | Semiconductor device encapsulant |
| US5025078A (en) * | 1990-02-02 | 1991-06-18 | Air Products And Chemicals, Inc. | Epoxy resin systems containing methyl-2,6,-cyclohexanediamine |
| US5252631A (en) * | 1991-08-12 | 1993-10-12 | General Motors Corporation | Method for enhanced dielectric curing |
| US5508373A (en) * | 1994-08-04 | 1996-04-16 | Henkel Corporation | Curing agents for epoxy resins based on 1,2-diaminocyclohexane |
| US7141629B2 (en) * | 2000-01-31 | 2006-11-28 | Huntsman Advanced Materials Americas Inc. | Epoxy resin composition |
| US6642344B1 (en) * | 2001-02-12 | 2003-11-04 | Dorf Ketal Chemicals, Llc | Curing agents for epoxy-based polymers |
| US6911546B2 (en) * | 2002-12-26 | 2005-06-28 | International Business Machines Corporation | Catalytic depolymerization of polymers containing electrophilic linkages using nucleophilic reagents |
| US20070252311A1 (en) * | 2004-11-09 | 2007-11-01 | Wilson Tam | Polymerization of macrocyclic polyester oligomers using N-heterocyclic carbene catalysts |
| US20070090532A1 (en) * | 2005-09-30 | 2007-04-26 | Lehman Stephen E | Chip-packaging compositions including catalysts and hardeners, packages made therewith, and methods of assembling same |
| US20070152311A1 (en) * | 2005-12-30 | 2007-07-05 | Saikumar Jayaraman | Chip-packaging compositions including bis-maleimides, packages made therewith, and methods of assembling same |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102013008723A1 (en) * | 2013-05-23 | 2014-11-27 | Deutsche Institute Für Textil- Und Faserforschung Denkendorf | Polymerizable reaction mixture for the production of epoxy resins and their use |
| TWI870962B (en) * | 2014-08-20 | 2025-01-21 | 新加坡商安靠科技新加坡控股私人有限公司 | Semiconductor device and manufacturing method thereof |
| US12327812B2 (en) | 2014-08-20 | 2025-06-10 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor device and manufacturing method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| US20070090532A1 (en) | 2007-04-26 |
| US7351784B2 (en) | 2008-04-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20080116497A1 (en) | Chip-packaging compositions including catalysts and hardeners, packages made therewith, and methods of assembling same | |
| US7183139B2 (en) | Flip-chip system and method of making same | |
| EP1558678B1 (en) | Toughened epoxy / polyanhydride no- flow underfill encapsulant composition | |
| US20020089067A1 (en) | Wafer applied fluxing and underfill material, and layered electronic assemblies manufactured therewith | |
| KR100556981B1 (en) | Electronic component | |
| JP2009144169A (en) | No-flow underfill encapsulant | |
| US7332822B2 (en) | Flip chip system with organic/inorganic hybrid underfill composition | |
| US6492438B1 (en) | Electrically connectable adhesive agent for semiconductor | |
| CN103098192A (en) | Adhesive for electronic parts and method for manufacturing semiconductor chip package | |
| US7314778B2 (en) | Wafer-level processing of chip-packaging compositions including bis-maleimides | |
| US7423096B2 (en) | Underfill of resin and sulfonic acid-releasing thermally cleavable compound | |
| US7004375B2 (en) | Pre-applied fluxing underfill composition having pressure sensitive adhesive properties | |
| US7470564B2 (en) | Flip-chip system and method of making same | |
| US20070152311A1 (en) | Chip-packaging compositions including bis-maleimides, packages made therewith, and methods of assembling same | |
| JP6986507B2 (en) | Curable resin composition | |
| KR20100075212A (en) | Fast curable adhesive film composition at high temperature and adhesive film using it | |
| US7816487B2 (en) | Die-attach films for chip-scale packaging, packages made therewith, and methods of assembling same | |
| JP2003531941A (en) | Rheology adjusted epoxy composition | |
| WO1999067324A1 (en) | Thermosetting resin compositions useful as underfill sealants | |
| JP2007284471A (en) | Liquid epoxy resin composition and semiconductor device | |
| KR20110080417A (en) | Non-flowable underfill resin composition and flip chip package assembly using the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |