US20070269988A1 - Method for forming contact opening - Google Patents
Method for forming contact opening Download PDFInfo
- Publication number
- US20070269988A1 US20070269988A1 US11/308,872 US30887206A US2007269988A1 US 20070269988 A1 US20070269988 A1 US 20070269988A1 US 30887206 A US30887206 A US 30887206A US 2007269988 A1 US2007269988 A1 US 2007269988A1
- Authority
- US
- United States
- Prior art keywords
- layer
- opening
- forming
- drain
- over
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 49
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract description 25
- 238000001020 plasma etching Methods 0.000 claims abstract description 23
- 239000000758 substrate Substances 0.000 claims abstract description 23
- 239000010410 layer Substances 0.000 claims description 170
- 230000003064 anti-oxidating effect Effects 0.000 claims description 33
- DTSBBUTWIOVIBV-UHFFFAOYSA-N molybdenum niobium Chemical compound [Nb].[Mo] DTSBBUTWIOVIBV-UHFFFAOYSA-N 0.000 claims description 13
- 239000010936 titanium Substances 0.000 claims description 13
- 229910052782 aluminium Inorganic materials 0.000 claims description 12
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 12
- 239000011241 protective layer Substances 0.000 claims description 12
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 11
- 229910052750 molybdenum Inorganic materials 0.000 claims description 11
- 239000011733 molybdenum Substances 0.000 claims description 11
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 9
- UBSJOWMHLJZVDJ-UHFFFAOYSA-N aluminum neodymium Chemical compound [Al].[Nd] UBSJOWMHLJZVDJ-UHFFFAOYSA-N 0.000 claims description 9
- 229910052719 titanium Inorganic materials 0.000 claims description 9
- GPBUGPUPKAGMDK-UHFFFAOYSA-N azanylidynemolybdenum Chemical compound [Mo]#N GPBUGPUPKAGMDK-UHFFFAOYSA-N 0.000 claims description 8
- 238000009413 insulation Methods 0.000 claims description 6
- 239000002131 composite material Substances 0.000 claims description 5
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- 239000011521 glass Substances 0.000 claims description 3
- 239000000463 material Substances 0.000 claims 6
- 239000010409 thin film Substances 0.000 description 11
- 239000010408 film Substances 0.000 description 6
- 238000005530 etching Methods 0.000 description 5
- 150000002500 ions Chemical class 0.000 description 5
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 239000001301 oxygen Substances 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 2
- 238000003486 chemical etching Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 235000012489 doughnuts Nutrition 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76804—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7685—Barrier, adhesion or liner layers the layer covering a conductive structure
Definitions
- the present invention relates to a semiconductor fabrication process. More particularly, the present invention relates to a method for forming a contact opening.
- FIGS. 1A through 1C are schematic cross-sectional views showing the steps in the conventional method for fabricating a contact opening in a thin film transistor (TFT).
- the thin film transistor 100 mainly comprises a gate 102 , a gate insulation layer 104 , a channel layer 106 and a source/drain 108 .
- a protective layer 110 covers the source/drain 108 to prevent any damage to the source/drain 108 in subsequent processes.
- the source/drain 108 is electrically connected to other conductive layers for receiving signals from external circuits.
- a patterned photoresist layer 112 is formed on the protection layer 110 .
- the high oxygen-content plasma is used as the reactive ions (labeled 113 in FIG. 1B ) to perform a reactive ion etching (RIE) operation to remove a portion of the protective layer 110 using the patterned photoresist layer 112 as a mask.
- RIE reactive ion etching
- FIG. 1C the photoresist layer 112 is removed and a conical-shape contact opening 114 is formed in the protective layer 110 .
- the contact opening 114 serves mainly to expose the source/drain 108 .
- molybdenum layer 108 a is easily etched away by the reactive ions used in the etching process of the protective layer 110 to expose the underlying aluminum layer 108 b .
- the aluminum layer 108 b is exposed to the surrounding air, a layer of thin aluminum oxide layer will form on the surface of the aluminum layer 108 b .
- This aluminum oxide film will lead to a higher resistance with the conductive layer subsequently deposited into the contact opening 114 .
- the quality of signal transmission between the conductive layer and the source/drain 108 is deteriorated.
- At least one objective of the present invention is to provide a method for forming a contact opening capable of resolving the prior problem of over-etching the conductive layer exposed by the contact opening and the resultant high contact resistance between the conductive layer and a subsequently deposited conductive layer that fills the contact opening.
- the invention provides a method for forming a contact opening.
- a substrate having at least a dielectric layer formed thereon is provided.
- a photoresist layer having a first opening is formed over the dielectric layer.
- a plasma etching (PE) process is performed to form a second opening in the dielectric layer using the photoresist layer as a mask.
- the first opening is located above the second opening.
- the bottom part of the first opening has a diameter smaller than that of the top part of the second opening.
- the photoresist layer is removed.
- the aforementioned substrate further includes a conductive pattern formed thereon.
- the dielectric layer covers the conductive pattern.
- the method of forming the conductive pattern includes, for example, forming a metallic layer and an anti-oxidation conductive layer in sequence over the substrate. Furthermore, the foregoing plasma etching operation includes removing a portion of the anti-oxidation conductive layer exposed by the first opening.
- the anti-oxidation conductive layer is fabricated using molybdenum (Mo), molybdenum niobium (MoNb), molybdenum nitride (MoN) or titanium (Ti), for example.
- Mo molybdenum
- MoNb molybdenum niobium
- MoN molybdenum nitride
- Ti titanium
- the metallic layer is fabricated using aluminum or aluminum neodymium (AlNd), for example.
- the operating pressure of the plasma etching process is greater than 150 mTorr (mT), for example.
- a gate is formed on the substrate. Then, a gate insulation layer is formed over the substrate to cover the gate. Thereafter, a channel layer is formed over the gate insulation layer above the gate. The subsequently formed conductive pattern is disposed on the channel layer.
- the channel layer is made of silicon, for example. Furthermore, before forming the conductive pattern, a conductive pad layer is formed over the channel layer such that the subsequently formed conductive pattern is disposed over the conductive pad layer.
- the conductive pad layer is fabricated using molybdenum, molybdenum niobium, molybdenum nitride or titanium, for example.
- the substrate is a glass plate, for example.
- the method of forming the gate includes forming a metallic layer and an anti-oxidation conductive layer in sequence over the substrate, for example.
- the anti-oxidation conductive layer is fabricated using molybdenum, molybdenum niobium, molybdenum nitride or titanium, for example.
- the metallic layer is fabricated using aluminum or aluminum neodymium, for example.
- At least a portion of the conductive pattern exposed by the contact opening will not be oxidized by oxygen in the surrounding air, and the resistance between the conductive pattern and the conductive layer inside the contact opening will not be increased.
- FIGS. 1A through 1C are schematic cross-sectional views showing the steps in the conventional method for fabricating a contact opening in a thin film transistor.
- FIGS. 2A through 2C are schematic cross-sectional views showing the steps of the method for forming a contact opening according to one embodiment of the present invention.
- FIG. 3 is a top view of FIG. 2C .
- FIGS. 4A through 4C are schematic cross-sectional views showing the steps of the method for forming a contact opening in a thin film transistor according to one embodiment of the present invention.
- FIG. 5 is a schematic cross-sectional view showing a pixel electrode formed inside the contact opening of FIG. 4C according to one embodiment of the present invention.
- FIGS. 2A through 2C are schematic cross-sectional views showing the steps of the method for forming a contact opening according to one embodiment of the present invention.
- a substrate 200 is provided.
- the substrate 200 has at least a dielectric layer 202 formed thereon.
- a conductive pattern 204 is also formed over the substrate 200 .
- the dielectric layer 202 covers the conductive pattern 204 .
- a photoresist layer 206 having a first opening 207 is formed over the dielectric layer 202 . Then, using the photoresist layer 206 with the first opening 207 as a mask, a plasma etching operation is carried out to form a second opening 205 in the dielectric layer 202 . Hence, the conductive pattern 204 is exposed.
- the operating pressure for carrying out the plasma etching operation is greater than 150 mTorrs, for example.
- the plasma etching operation actually includes both physical and chemical etching actions.
- the dielectric layer 202 is etched in the plasma etching process not only in the vertical direction but also in the horizontal direction.
- the ions can react more readily with the dielectric layer 202 than the photoresist layer 206 to produce volatile compounds.
- the side etching mass of the dielectric layer 202 will be much greater than the side etching mass of the photoresist layer 206 .
- the top part of the second opening 205 has a diameter greater than that of the bottom part of the first opening 207 .
- the second opening 205 in the dielectric layer 202 is the contact opening.
- the fabrication of the contact opening is finished after removing the photoresist layer 206 shown in FIG. 2B from the dielectric layer 202 .
- the conductive pattern 204 is a multi-layered film such as the metallic layer 204 a and the anti-oxidation conductive layer 204 b as shown in FIG. 2C
- a portion of the anti-oxidation conductive layer 204 b exposed by the first opening 207 will also be etched away in the plasma etching process in FIG. 2B .
- the metallic layer 204 a will be exposed after the plasma etching process.
- the anti-oxidation conductive layer 204 b that is still covered by the photoresist layer 206 will not be etched away.
- the first opening 207 and the second opening 205 can have a circular cross-sectional profile from the top view.
- the contact opening formed according to the present embodiment exposes a donut-shaped conductive pattern as shown in FIG. 3 .
- the outer ring (donut-shaped) is the anti-oxidation conductive layer 204 b and the inner ring (disk-like) is the metallic layer 204 a .
- the first opening 207 and the second opening 205 can have a cross-sectional profile of some other geometric shapes (not shown).
- a conductive layer (not shown) is formed over the dielectric layer 202 , and the conductive layer fills up the contact opening (that is, the second opening 205 ).
- the metallic layer 204 a and the anti-oxidation conductive layer 204 b of the conductive pattern 204 are electrically connected with the subsequently formed conductive layer.
- FIG. 4A through 4C are schematic cross-sectional views showing the steps of the method for forming a contact opening in a thin film transistor according to one embodiment of the present invention.
- a gate 410 a gate insulation layer 412 , a channel layer 414 , a source 416 and a drain 418 are sequentially formed over a substrate 402 .
- the substrate 402 is a glass plate or panel, for example.
- the gate 410 is a composite layer comprising a metallic layer 410 a and an anti-oxidation conductive layer 410 b , for example.
- the gate 410 can be a single layer or a composite layer having more than two layers. There is no particular limitation in this particular area of the invention.
- the metallic layer 410 a is fabricated using aluminum (Al) or aluminum neodymium (AlNd), for example, so that the gate 410 can have a higher conductivity.
- the anti-oxidation conductive layer 410 b is formed on the metallic layer 410 a . Furthermore, the anti-oxidation conductive layer 410 b is less active than the metallic layer 410 a , so that the anti-oxidation conductive layer 410 b can protect the metallic layer 410 a against oxidation with oxygen molecules in the air. In other words, by preventing the oxidation of the metallic layer 410 a , an increase in the resistance of the gate 410 is avoided.
- the anti-oxidation conductive layer 410 b can be fabricated using molybdenum (Mo), molybdenum niobium (MoNb) or titanium (Ti), for example.
- a protective layer 420 is formed over the substrate 402 to cover the source 416 and the drain 418 .
- the fabrication of the thin film transistor 400 is almost finished.
- the gate 410 , the source 416 and the drain 418 of the thin film transistor 400 are frequently electrically connected to other conductive layers.
- external circuits can transmit signals to the gate 410 , the source 416 and/or the drain 418 to drive the thin film transistor 400 , through the conductive layers.
- the gate, the source and the drain of a thin film transistor within the panel are electrically connected to a scan line, a data line and a pixel electrode respectively.
- the gate and the scan line belong to the same film layer.
- the source and the data line belong to the same film layer.
- the pixel electrode and the drain are located in different film layers. Hence, the pixel electrode is electrically connected with the drain of the thin film transistor through a contact opening.
- a contact opening 422 that exposes the drain 418 is formed in the protective layer 420 .
- the method of forming the contact opening 422 is identical to the process described in the aforementioned embodiment and will not be described in details again.
- the drain 418 can be considered as similar to the conductive pattern 204 in the aforementioned embodiment and the protective layer 420 can be considered as similar to the dielectric layer 202 in the aforementioned embodiment.
- the source 416 and the drain 418 can also be a composite layer having two or more than two layers.
- the drain 418 comprises a metallic layer 418 a and an anti-oxidation conductive layer 418 b , for example.
- the metallic layer 418 a is fabricated using aluminum (Al) or aluminum neodymium (AlNd) and the anti-oxidation conductive layer 418 b is fabricated using molybdenum (Mo), molybdenum niobium (MoNb), molybdenum nitride (MoN) or titanium (Ti), for example.
- a conductive pad layer 418 c is formed between the channel layer 414 and the metallic layer 418 a to prevent the aluminum from contacting with the silicon.
- the conductive pad layer 418 c is fabricated using molybdenum (Mo), molybdenum niobium (MoNb), molybdenum nitride (MoN) or titanium (Ti), for example.
- the drain 418 exposed by the contact opening 422 has a shape similar to that of the conductive pattern 204 shown in FIG. 3 .
- the outer ring (donut) is the anti-oxidation conductive layer 418 b and the inner ring (disk) is the metallic layer 418 a .
- a pixel electrode 500 (see FIG. 5 ) is subsequently formed over the protective layer 420 and in the contact opening 422 , and electrically connects with the anti-oxidation conductive layer 418 b and the metallic layer 418 a simultaneously.
- the method of forming the contact opening in the present invention includes using a high-pressure plasma etching process to pattern the dielectric layer.
- the side etching amount of the dielectric layer by the plasma etching process is greater than that of the photoresist layer.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a semiconductor fabrication process. More particularly, the present invention relates to a method for forming a contact opening.
- 2. Description of the Related Art
-
FIGS. 1A through 1C are schematic cross-sectional views showing the steps in the conventional method for fabricating a contact opening in a thin film transistor (TFT). As shown inFIG. 1A , thethin film transistor 100 mainly comprises agate 102, agate insulation layer 104, achannel layer 106 and a source/drain 108. Furthermore, aprotective layer 110 covers the source/drain 108 to prevent any damage to the source/drain 108 in subsequent processes. Through a contact opening (not shown inFIG. 1A ), the source/drain 108 is electrically connected to other conductive layers for receiving signals from external circuits. - In the conventional method of fabricating the contact opening, a patterned
photoresist layer 112 is formed on theprotection layer 110. Then, as shown inFIG. 1B , the high oxygen-content plasma is used as the reactive ions (labeled 113 inFIG. 1B ) to perform a reactive ion etching (RIE) operation to remove a portion of theprotective layer 110 using the patternedphotoresist layer 112 as a mask. Finally, as shown inFIG. 1C , thephotoresist layer 112 is removed and a conical-shape contact opening 114 is formed in theprotective layer 110. The contact opening 114 serves mainly to expose the source/drain 108. - At present, it is common to use a composite multi-layered metal structure of
molybdenum layer 108 a/aluminum layer 108 b/molydenum layer 108 c as the source/drain 108. However, themolybdenum layer 108 a is easily etched away by the reactive ions used in the etching process of theprotective layer 110 to expose theunderlying aluminum layer 108 b. When thealuminum layer 108 b is exposed to the surrounding air, a layer of thin aluminum oxide layer will form on the surface of thealuminum layer 108 b. This aluminum oxide film will lead to a higher resistance with the conductive layer subsequently deposited into thecontact opening 114. Ultimately, the quality of signal transmission between the conductive layer and the source/drain 108 is deteriorated. - Accordingly, at least one objective of the present invention is to provide a method for forming a contact opening capable of resolving the prior problem of over-etching the conductive layer exposed by the contact opening and the resultant high contact resistance between the conductive layer and a subsequently deposited conductive layer that fills the contact opening.
- To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides a method for forming a contact opening. First, a substrate having at least a dielectric layer formed thereon is provided. Then, a photoresist layer having a first opening is formed over the dielectric layer. Thereafter, a plasma etching (PE) process is performed to form a second opening in the dielectric layer using the photoresist layer as a mask. The first opening is located above the second opening. Furthermore, the bottom part of the first opening has a diameter smaller than that of the top part of the second opening. Lastly, the photoresist layer is removed.
- In one embodiment of the present invention, the aforementioned substrate further includes a conductive pattern formed thereon. Before performing the plasma etching operation, the dielectric layer covers the conductive pattern. The method of forming the conductive pattern includes, for example, forming a metallic layer and an anti-oxidation conductive layer in sequence over the substrate. Furthermore, the foregoing plasma etching operation includes removing a portion of the anti-oxidation conductive layer exposed by the first opening.
- In one embodiment of the present invention, the anti-oxidation conductive layer is fabricated using molybdenum (Mo), molybdenum niobium (MoNb), molybdenum nitride (MoN) or titanium (Ti), for example.
- In one embodiment of the present invention, the metallic layer is fabricated using aluminum or aluminum neodymium (AlNd), for example.
- In one embodiment of the present invention, the operating pressure of the plasma etching process is greater than 150 mTorr (mT), for example.
- In one embodiment of the present invention, before forming the conductive pattern over the substrate, a gate is formed on the substrate. Then, a gate insulation layer is formed over the substrate to cover the gate. Thereafter, a channel layer is formed over the gate insulation layer above the gate. The subsequently formed conductive pattern is disposed on the channel layer.
- In one embodiment of the present invention, the channel layer is made of silicon, for example. Furthermore, before forming the conductive pattern, a conductive pad layer is formed over the channel layer such that the subsequently formed conductive pattern is disposed over the conductive pad layer. The conductive pad layer is fabricated using molybdenum, molybdenum niobium, molybdenum nitride or titanium, for example.
- In one embodiment of the present invention, the substrate is a glass plate, for example. Furthermore, the method of forming the gate includes forming a metallic layer and an anti-oxidation conductive layer in sequence over the substrate, for example. The anti-oxidation conductive layer is fabricated using molybdenum, molybdenum niobium, molybdenum nitride or titanium, for example. The metallic layer is fabricated using aluminum or aluminum neodymium, for example.
- In the present invention, at least a portion of the conductive pattern exposed by the contact opening will not be oxidized by oxygen in the surrounding air, and the resistance between the conductive pattern and the conductive layer inside the contact opening will not be increased.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,
-
FIGS. 1A through 1C are schematic cross-sectional views showing the steps in the conventional method for fabricating a contact opening in a thin film transistor. -
FIGS. 2A through 2C are schematic cross-sectional views showing the steps of the method for forming a contact opening according to one embodiment of the present invention. -
FIG. 3 is a top view ofFIG. 2C . -
FIGS. 4A through 4C are schematic cross-sectional views showing the steps of the method for forming a contact opening in a thin film transistor according to one embodiment of the present invention. -
FIG. 5 is a schematic cross-sectional view showing a pixel electrode formed inside the contact opening ofFIG. 4C according to one embodiment of the present invention. - Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
-
FIGS. 2A through 2C are schematic cross-sectional views showing the steps of the method for forming a contact opening according to one embodiment of the present invention. As shown inFIG. 2A , asubstrate 200 is provided. Thesubstrate 200 has at least adielectric layer 202 formed thereon. Anyone familiar with the technique may notice that a contact opening is generally deployed to form an electrical connection between different conductive layers. Therefore, aside from thedielectric layer 202, aconductive pattern 204 is also formed over thesubstrate 200. Furthermore, thedielectric layer 202 covers theconductive pattern 204. - As shown in
FIG. 2B , aphotoresist layer 206 having afirst opening 207 is formed over thedielectric layer 202. Then, using thephotoresist layer 206 with thefirst opening 207 as a mask, a plasma etching operation is carried out to form asecond opening 205 in thedielectric layer 202. Hence, theconductive pattern 204 is exposed. The operating pressure for carrying out the plasma etching operation is greater than 150 mTorrs, for example. Furthermore, the plasma etching operation actually includes both physical and chemical etching actions. Thus, thedielectric layer 202 is etched in the plasma etching process not only in the vertical direction but also in the horizontal direction. - In the plasma etching process of the present invention, after the reactive gas molecules have been dissociated into ions, the ions can react more readily with the
dielectric layer 202 than thephotoresist layer 206 to produce volatile compounds. Hence, even though some ions may react with thephotoresist layer 206, the side etching mass of thedielectric layer 202 will be much greater than the side etching mass of thephotoresist layer 206. In other words, the top part of thesecond opening 205 has a diameter greater than that of the bottom part of thefirst opening 207. Thesecond opening 205 in thedielectric layer 202 is the contact opening. - As shown in
FIG. 2C , the fabrication of the contact opening is finished after removing thephotoresist layer 206 shown inFIG. 2B from thedielectric layer 202. If theconductive pattern 204 is a multi-layered film such as themetallic layer 204 a and the anti-oxidationconductive layer 204 b as shown inFIG. 2C , a portion of the anti-oxidationconductive layer 204 b exposed by thefirst opening 207 will also be etched away in the plasma etching process inFIG. 2B . Hence, themetallic layer 204 a will be exposed after the plasma etching process. On the contrary, the anti-oxidationconductive layer 204 b that is still covered by thephotoresist layer 206 will not be etched away. Because a portion of the anti-oxidationconductive layer 204 b that is exposed by thesecond opening 205 is covered by the photoresist layer 206 (as shown inFIG. 2B ), only a portion of themetallic layer 204 a will be exposed at the completion of the plasma etching process. - For example, the
first opening 207 and thesecond opening 205 can have a circular cross-sectional profile from the top view. Hence, from the top view, the contact opening formed according to the present embodiment exposes a donut-shaped conductive pattern as shown inFIG. 3 . The outer ring (donut-shaped) is the anti-oxidationconductive layer 204 b and the inner ring (disk-like) is themetallic layer 204 a. Obviously, in other embodiments, thefirst opening 207 and thesecond opening 205 can have a cross-sectional profile of some other geometric shapes (not shown). In a subsequent process, a conductive layer (not shown) is formed over thedielectric layer 202, and the conductive layer fills up the contact opening (that is, the second opening 205). As a result, themetallic layer 204 a and the anti-oxidationconductive layer 204 b of theconductive pattern 204 are electrically connected with the subsequently formed conductive layer. - To familiarize the advantages of the present invention, a method of forming a contact opening in a thin film transistor is described in the following. The method serves as an illustrative purpose only and should by no means limit the scope of the present invention as such.
-
FIG. 4A through 4C are schematic cross-sectional views showing the steps of the method for forming a contact opening in a thin film transistor according to one embodiment of the present invention. As shown inFIG. 4A , agate 410, agate insulation layer 412, achannel layer 414, asource 416 and adrain 418 are sequentially formed over asubstrate 402. Thesubstrate 402 is a glass plate or panel, for example. Thegate 410 is a composite layer comprising ametallic layer 410 a and an anti-oxidationconductive layer 410 b, for example. Obviously, thegate 410 can be a single layer or a composite layer having more than two layers. There is no particular limitation in this particular area of the invention. - In the present embodiment, the
metallic layer 410 a is fabricated using aluminum (Al) or aluminum neodymium (AlNd), for example, so that thegate 410 can have a higher conductivity. The anti-oxidationconductive layer 410 b is formed on themetallic layer 410 a. Furthermore, the anti-oxidationconductive layer 410 b is less active than themetallic layer 410 a, so that the anti-oxidationconductive layer 410 b can protect themetallic layer 410 a against oxidation with oxygen molecules in the air. In other words, by preventing the oxidation of themetallic layer 410 a, an increase in the resistance of thegate 410 is avoided. Here, the anti-oxidationconductive layer 410 b can be fabricated using molybdenum (Mo), molybdenum niobium (MoNb) or titanium (Ti), for example. - As shown in
FIG. 4B , aprotective layer 420 is formed over thesubstrate 402 to cover thesource 416 and thedrain 418. Up to this stage, the fabrication of thethin film transistor 400 is almost finished. However, one skilled in the art may notice that thegate 410, thesource 416 and thedrain 418 of thethin film transistor 400 are frequently electrically connected to other conductive layers. As a result, external circuits can transmit signals to thegate 410, thesource 416 and/or thedrain 418 to drive thethin film transistor 400, through the conductive layers. Using an active-driven liquid crystal display panel as an example, the gate, the source and the drain of a thin film transistor within the panel are electrically connected to a scan line, a data line and a pixel electrode respectively. The gate and the scan line belong to the same film layer. Similarly, the source and the data line belong to the same film layer. However, the pixel electrode and the drain are located in different film layers. Hence, the pixel electrode is electrically connected with the drain of the thin film transistor through a contact opening. - Accordingly, as shown in
FIG. 4C , acontact opening 422 that exposes thedrain 418 is formed in theprotective layer 420. In the present embodiment, the method of forming thecontact opening 422 is identical to the process described in the aforementioned embodiment and will not be described in details again. Thedrain 418 can be considered as similar to theconductive pattern 204 in the aforementioned embodiment and theprotective layer 420 can be considered as similar to thedielectric layer 202 in the aforementioned embodiment. - Obviously, the
source 416 and thedrain 418 can also be a composite layer having two or more than two layers. In the present embodiment, thedrain 418 comprises a metallic layer 418 a and an anti-oxidationconductive layer 418 b, for example. The metallic layer 418 a is fabricated using aluminum (Al) or aluminum neodymium (AlNd) and the anti-oxidationconductive layer 418 b is fabricated using molybdenum (Mo), molybdenum niobium (MoNb), molybdenum nitride (MoN) or titanium (Ti), for example. - In addition, because the aluminum can easily dissolve in silicon and the
channel layer 414 is made of silicon, aconductive pad layer 418 c is formed between thechannel layer 414 and the metallic layer 418 a to prevent the aluminum from contacting with the silicon. Theconductive pad layer 418 c is fabricated using molybdenum (Mo), molybdenum niobium (MoNb), molybdenum nitride (MoN) or titanium (Ti), for example. - As can be seen in the foregoing description, the
drain 418 exposed by thecontact opening 422 has a shape similar to that of theconductive pattern 204 shown inFIG. 3 . For thedrain 418, the outer ring (donut) is the anti-oxidationconductive layer 418 b and the inner ring (disk) is the metallic layer 418 a. Furthermore, a pixel electrode 500 (seeFIG. 5 ) is subsequently formed over theprotective layer 420 and in thecontact opening 422, and electrically connects with the anti-oxidationconductive layer 418 b and the metallic layer 418 a simultaneously. Thus, even if a metallic oxide film is formed on the surface due to the oxidation of the metallic layer 418 a in an open environment, resistance between thepixel electrode 500 and thedrain 418 will not be increased significantly due to the electrical connection between thepixel electrode 500 and the anti-oxidationconductive layer 418 b. - In summary, the method of forming the contact opening in the present invention includes using a high-pressure plasma etching process to pattern the dielectric layer. The side etching amount of the dielectric layer by the plasma etching process is greater than that of the photoresist layer. As a result, at least a portion of the conductive pattern exposed by the contact opening will not be oxidized by the oxygen in the air. Therefore, an increase in the resistance between the conductive pattern and the conductive layer filling into the contact opening can be prevented.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (15)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/308,872 US7294579B1 (en) | 2006-05-18 | 2006-05-18 | Method for forming contact opening |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/308,872 US7294579B1 (en) | 2006-05-18 | 2006-05-18 | Method for forming contact opening |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US7294579B1 US7294579B1 (en) | 2007-11-13 |
| US20070269988A1 true US20070269988A1 (en) | 2007-11-22 |
Family
ID=38664580
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US11/308,872 Expired - Fee Related US7294579B1 (en) | 2006-05-18 | 2006-05-18 | Method for forming contact opening |
Country Status (1)
| Country | Link |
|---|---|
| US (1) | US7294579B1 (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090266621A1 (en) * | 2008-04-25 | 2009-10-29 | Apple Inc. | Reliability Metal Traces |
| CN102254928A (en) * | 2011-05-17 | 2011-11-23 | 友达光电股份有限公司 | Pixel structure and electrical bridging structure |
| US20120313101A1 (en) * | 2011-06-10 | 2012-12-13 | Hefei Boe Optoelectronics Technology Co., Ltd. | Thin film transistor array substrate and method for manufacturing the same |
| US20170293191A1 (en) * | 2016-04-12 | 2017-10-12 | Japan Display Inc. | Display device and method of manufacturing the same |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10615194B2 (en) * | 2017-06-05 | 2020-04-07 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd | Array substrates, manufacturing methods thereof, and liquid crystal display (LCD) panels |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5672241A (en) * | 1996-06-12 | 1997-09-30 | Winbond Electronics Corporation | Method of forming metal contact holes in semiconductor fabrication |
| US5780356A (en) * | 1995-12-15 | 1998-07-14 | Hyundai Electronics Industires Co., Ltd. | Method for forming metal wire of semiconductor device |
| US20030209726A1 (en) * | 2002-03-27 | 2003-11-13 | Tfpd Corporation | Array substrate used for a display device and a method of making the same |
| US6723647B1 (en) * | 1999-08-31 | 2004-04-20 | Samsung Electronics Co., Ltd. | Method for manufacturing semiconductor device |
| US7125793B2 (en) * | 2003-12-23 | 2006-10-24 | Intel Corporation | Method for forming an opening for an interconnect structure in a dielectric layer having a photosensitive material |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000012863A (en) | 1998-06-19 | 2000-01-14 | Sanyo Electric Co Ltd | Thin-film transistor and display device using the same |
| JP2002182241A (en) | 2000-12-13 | 2002-06-26 | Toshiba Corp | Array substrate and method of manufacturing the same |
-
2006
- 2006-05-18 US US11/308,872 patent/US7294579B1/en not_active Expired - Fee Related
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5780356A (en) * | 1995-12-15 | 1998-07-14 | Hyundai Electronics Industires Co., Ltd. | Method for forming metal wire of semiconductor device |
| US5672241A (en) * | 1996-06-12 | 1997-09-30 | Winbond Electronics Corporation | Method of forming metal contact holes in semiconductor fabrication |
| US6723647B1 (en) * | 1999-08-31 | 2004-04-20 | Samsung Electronics Co., Ltd. | Method for manufacturing semiconductor device |
| US20030209726A1 (en) * | 2002-03-27 | 2003-11-13 | Tfpd Corporation | Array substrate used for a display device and a method of making the same |
| US7125793B2 (en) * | 2003-12-23 | 2006-10-24 | Intel Corporation | Method for forming an opening for an interconnect structure in a dielectric layer having a photosensitive material |
Cited By (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090266621A1 (en) * | 2008-04-25 | 2009-10-29 | Apple Inc. | Reliability Metal Traces |
| US8970504B2 (en) * | 2008-04-25 | 2015-03-03 | Apple Inc. | Reliability metal traces |
| CN102254928A (en) * | 2011-05-17 | 2011-11-23 | 友达光电股份有限公司 | Pixel structure and electrical bridging structure |
| US20120313101A1 (en) * | 2011-06-10 | 2012-12-13 | Hefei Boe Optoelectronics Technology Co., Ltd. | Thin film transistor array substrate and method for manufacturing the same |
| US8823001B2 (en) * | 2011-06-10 | 2014-09-02 | Boe Technology Group Co., Ltd. | Thin film transistor array substrate and method for manufacturing the same |
| US20140312348A1 (en) * | 2011-06-10 | 2014-10-23 | Boe Technology Group Co., Ltd. | Thin film transistor array substrate and method for manufacturing the same |
| US8987743B2 (en) * | 2011-06-10 | 2015-03-24 | Boe Technology Group Co., Ltd. | Thin film transistor array substrate and method for manufacturing the same |
| US20150084056A1 (en) * | 2011-06-10 | 2015-03-26 | Boe Technology Group Co., Ltd. | Thin film transistor array substrate and method for manufacturing the same |
| US9196683B2 (en) * | 2011-06-10 | 2015-11-24 | Boe Technology Group Co., Ltd. | Thin film transistor array substrate and method for manufacturing the same |
| US20170293191A1 (en) * | 2016-04-12 | 2017-10-12 | Japan Display Inc. | Display device and method of manufacturing the same |
| CN107290906A (en) * | 2016-04-12 | 2017-10-24 | 株式会社日本显示器 | Display device and its manufacture method |
| US10261373B2 (en) * | 2016-04-12 | 2019-04-16 | Japan Display Inc. | Display device and method of manufacturing the same |
Also Published As
| Publication number | Publication date |
|---|---|
| US7294579B1 (en) | 2007-11-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6555409B2 (en) | Method for fabricating a thin film transistor array substrate for liquid crystal display | |
| JP5149464B2 (en) | Contact structure, substrate, display device, and contact structure and method of manufacturing substrate | |
| US6362028B1 (en) | Method for fabricating TFT array and devices formed | |
| US6833666B2 (en) | Flat panel display with high capacitance and method of manufacturing the same | |
| US20020125477A1 (en) | Thin film transistors with dual layered source/drain electrodes and manufacturing method thereof, and active matrix display device and manufacturing method thereof | |
| US6757031B2 (en) | Metal contact structure and method for thin film transistor array in liquid crystal display | |
| KR100314201B1 (en) | Thin film transistor liquid crystal display device and fabricating method thereof | |
| US7754547B2 (en) | Method of manufacturing active matrix array structure | |
| KR20030081104A (en) | Semiconductor element and display device using the same | |
| US7755708B2 (en) | Pixel structure for flat panel display | |
| US7294579B1 (en) | Method for forming contact opening | |
| CN100483233C (en) | Pixel structure of flat panel display and manufacturing method thereof | |
| US8093113B2 (en) | Array substrate for LCD and method of fabrication thereof | |
| CN113725157B (en) | Array substrate and manufacturing method thereof | |
| US20190051713A1 (en) | Manufacturing method of tft substrate, tft substrate, and oled display panel | |
| US20030197180A1 (en) | Thin film transistor formed by an etching process with high anisotropy | |
| US20070269940A1 (en) | Thin film transistor and fabrication method thereof | |
| US20090085032A1 (en) | Pixel structure and fabricating method thereof | |
| US7282442B2 (en) | Contact hole structure of semiconductor device and method of forming the same | |
| US6806933B2 (en) | Array substrate with multi-layer electrode line | |
| US7528019B2 (en) | Method of fabricating thin film transistor of thin film transistor liquid crystal display and method of fabricating liquid crystal display | |
| US8735890B2 (en) | Display substrate and method of manufacturing the display substrate | |
| CN117766464A (en) | Array substrate, manufacturing method thereof and display device | |
| JP2008042062A (en) | Forming method of connection opening | |
| CN101086976A (en) | Forming method of contact window opening |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: CHUNGHWA PICTURE TUBES, LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHI, YING-CHOU;WANG, RONG-DUO;TU, YING-TSUNG;AND OTHERS;REEL/FRAME:017634/0163 Effective date: 20060511 |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| FPAY | Fee payment |
Year of fee payment: 4 |
|
| FPAY | Fee payment |
Year of fee payment: 8 |
|
| FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
| FP | Expired due to failure to pay maintenance fee |
Effective date: 20191113 |