US20070001544A1 - Method for placing metal contacts underneath fbar resonators - Google Patents
Method for placing metal contacts underneath fbar resonators Download PDFInfo
- Publication number
- US20070001544A1 US20070001544A1 US11/174,364 US17436405A US2007001544A1 US 20070001544 A1 US20070001544 A1 US 20070001544A1 US 17436405 A US17436405 A US 17436405A US 2007001544 A1 US2007001544 A1 US 2007001544A1
- Authority
- US
- United States
- Prior art keywords
- contact
- coupled
- pit
- contact pad
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H9/00—Networks comprising electromechanical or electro-acoustic elements; Electromechanical resonators
- H03H9/15—Constructional features of resonators consisting of piezoelectric or electrostrictive material
- H03H9/17—Constructional features of resonators consisting of piezoelectric or electrostrictive material having a single resonator
- H03H9/171—Constructional features of resonators consisting of piezoelectric or electrostrictive material having a single resonator implemented with thin-film techniques, i.e. of the film bulk acoustic resonator [FBAR] type
- H03H9/172—Means for mounting on a substrate, i.e. means constituting the material interface confining the waves to a volume
- H03H9/173—Air-gaps
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H3/00—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators
- H03H3/007—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks
- H03H3/02—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of piezoelectric or electrostrictive resonators or networks
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H9/00—Networks comprising electromechanical or electro-acoustic elements; Electromechanical resonators
- H03H9/02—Details
- H03H9/05—Holders or supports
- H03H9/0538—Constructional combinations of supports or holders with electromechanical or other electronic elements
- H03H9/0547—Constructional combinations of supports or holders with electromechanical or other electronic elements consisting of a vertical arrangement
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H3/00—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators
- H03H3/007—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks
- H03H3/02—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of piezoelectric or electrostrictive resonators or networks
- H03H2003/021—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of piezoelectric or electrostrictive resonators or networks the resonators or networks being of the air-gap type
Definitions
- a thin film semiconductor process is used to create a film bulk-wave acoustic resonator (FBAR), which consists of an electrode-piezoelectric-electrode sandwich suspended in air.
- FBAR film bulk-wave acoustic resonator
- SAW Surface Acoustic Wave
- Such an acoustic resonator may act as a filter in the duplexers for cellular handsets.
- a pit is formed on a substrate and then filled with a sacrificial material.
- a stack consisting of a bottom electrode, a piezoelectric, and a top electrode is formed over the filled pit.
- a passivation layer is then formed above the stack. The top electrode and the piezoelectric are patterned, and the sacrificial material is removed to suspend the stack over the pit to form the FBAR device.
- a device in one embodiment, includes a device substrate defining a pit in a topside of the device substrate, a film bulk-wave acoustic resonator (FBAR) mounted over the pit on the device substrate, a first contact pad on a backside of the device substrate that is coupled to a bottom electrode of the FBAR, and a second contact pad on the backside of the device substrate that is coupled to a top electrode of the FBAR.
- FBAR film bulk-wave acoustic resonator
- FIGS. 1A and 1B are a flowchart of a method to fabricate a film bulk-wave acoustic resonator (FBAR) device having metal contacts underneath the FBAR in one embodiment of the invention.
- FBAR film bulk-wave acoustic resonator
- FIGS. 2 to 20 illustrate cross-sections of a device fabricated using the method of FIG. 1 in one embodiment of the invention.
- U.S. Pat. No. 6,777,263 describes a device package where a seal ring structure is formed around a via that passes through the cap wafer and down to the device wafer.
- a via contact is formed in the via to contact a via pad on the device wafer.
- the seal ring structure incorporates a treaded surface coated with a metal to hermetically seal the via where they make contact with the via pads on the device wafer. The seal may break if the seal ring structure is not properly bonded.
- the seal ring structure is relatively large in size and therefore requires a large via pad on the device wafer. For example, the areas consumed by the via pads can be as much as 50% of the device area for a small device around 0.5 millimeter square. This size of the via pad reduces the number of devices that can be manufactured per wafer.
- an alternative is provided for providing an electrical connection to the device within the device package.
- FIGS. 1A and 1B illustrate a method 100 to fabricate a film bulk-wave acoustic resonator (FBAR) device 2000 ( FIG. 20 ) having metal contacts underneath the FBAR in one embodiment of the invention.
- FIGS. 2 to 20 illustrate the cross-sections of device 2000 fabricated using method 100 .
- FBAR film bulk-wave acoustic resonator
- a pit 202 (also commonly referred to as the “swimming pool”) is formed in a topside of a device substrate 204 .
- device substrate 204 is silicon that is dry etched to form pit 202 .
- pit 202 has a depth about 4 to 6 microns.
- isolation layer 302 is formed over device substrate 204 .
- Isolation layer 302 provides electrical isolation between conductive contacts to be formed on top of isolation layer 302 .
- Isolation layer 302 also protects device substrate 204 from the phosphorus doping of the phosphosilicate glass (PSG) sacrificial material in pit 202 to be described later.
- isolation layer 302 is silicon nitride(Si 3 N 4 ) deposited by low pressure chemical vapor deposition (LPCVD).
- LPCVD low pressure chemical vapor deposition
- isolation layer 302 is aluminum nitride (AlN) deposited by sputtering.
- isolation layer 302 has a thickness of about 1500 angstroms ( ⁇ ).
- isolation layer 302 is patterned to open contact windows 402 and 404 .
- Contact windows 402 and 404 are opened where vias will be etched from the backside of device substrate 204 to pit 202 .
- contact windows 402 and 404 are opened by photolithography and etching. Note that step 106 is not necessary if the via etching is able to etch through isolation layer 302 .
- a bottom contact metal 502 is formed over device substrate 204 . Portions of bottom contact metal 502 extend down through contact windows 402 and 404 ( FIG. 4 ).
- bottom contact metal 502 is molybdenum deposited by sputtering. In one embodiment, bottom contact metal 502 has a thickness of about 5000 to 10,000 ⁇ .
- bottom contact metal 502 ( FIG. 5 ) is patterned to form a bottom electrode contact pad 602 , a vertical trace 602 A, a top electrode contact pad 604 , and a vertical trace 604 A.
- Contact pad 602 is located over contact window 402 and is connected to vertical trace 602 A that travels up one sidewall of pit 202 .
- Contact pad 604 is located over contact window 404 and is connected to vertical trace 604 A that travels up another sidewall of pit 202 .
- contact pad 602 , vertical trace 602 A, contact pad 604 , and vertical trace 604 A are formed by photolithography and etching.
- Bottom contact metal 502 may also be patterned to form passive elements such as resistors, capacitors, and interconnects.
- FIG. 6 illustrates an exemplary passive element 606 shown in phantom.
- a sacrificial material 702 is formed over device substrate 204 so that it fills pit 202 .
- sacrificial material 702 is phosphosilicate glass (PSG) deposited by LPCVD.
- sacrificial material 702 is planarized down to the topside of device substrate 204 .
- sacrificial material 702 is planarized by chemical mechanical polishing (CMP). This also removes any excess bottom contact metal 502 that extends beyond pit 202 .
- CMP chemical mechanical polishing
- an isolation layer 902 is formed over device substrate 204 .
- Isolation layer 902 insulates the FBAR structure from device substrate 204 .
- isolation layer 902 is AlN deposited by sputtering.
- isolation layer 902 is patterned to open contact windows 1002 and 1004 over vertical traces 602 A and 604 A, respectively.
- contact windows 1002 and 1004 are formed by photolithography and etching.
- a bottom electrode metal 1102 is formed over device substrate 204 . Portions of bottom electrode metal 1102 extend down through contact windows 1002 and 1004 ( FIG. 10 ) to connect with vertical traces 602 A and 604 A.
- bottom electrode metal 1102 is molybdenum deposited by sputtering.
- bottom electrode metal 1102 is patterned to form an isolation trench 1201 that separates a bottom electrode 1202 and a top electrode contact pad 1204 .
- Bottom electrode 1202 is connected by vertical trace 602 A to contact pad 602 while contact pad 1204 is connected by vertical trace 604 A to contact pad 604 .
- bottom electrode 1202 and contact pad 1204 are formed by photolithography and etching.
- a piezoelectric layer 1302 is formed over bottom electrode 1202 , contact pad 1204 , and device substrate 204 .
- a cap layer 1304 is formed over piezoelectric layer 1302 .
- Cap layer 1304 protects piezoelectric layer 1302 from contamination during the via etching of piezoelectric layer 1302 to be described later.
- piezoelectric layer 1302 is aluminum nitride (AlN) and top electrode seed layer 1304 is molybdenum both sequentially deposited by sputtering.
- cap layer 1304 and piezoelectric layer 1302 are patterned to form vias 1402 and 1404 down to bottom electrode 1202 and contact pad 1204 , respectively.
- vias 1402 and 1404 are formed by photolithography and etching.
- a top electrode metal 1502 is formed on seed layer 1304 over piezoelectric layer 1302 .
- top electrode metal 1502 extends down vias 1402 and 1404 to connect with bottom electrode 1202 and contact pad 1204 , respectively.
- top electrode metal 1502 is molybdenum deposited by sputtering. Note that cap layer 1304 ( FIG. 14 ) is not illustrated separately from top electrode metal 1502 .
- top electrode metal 1502 ( FIG. 15 ) is patterned to form an isolation trench 1601 that separates a bottom electrode contact pad 1602 and a top electrode 1604 .
- Contact pad 1602 has a portion that forms a via contact 1602 A down via 1402 to connect to bottom electrode 1202 .
- top electrode 1604 has a portion that forms a via contact 1604 A down via 1404 to connect to contact pad 1204 .
- contact pad 1602 and top electrode 1604 are patterned by photolithography and etching.
- the FBAR structure is complete with bottom electrode 1202 , a piezoelectric layer 1302 on top of bottom electrode 1202 , and top electrode 1604 on top of piezoelectric layer 1302 .
- sacrificial material 702 ( FIG. 16 ) in pit 202 is removed and the FBAR structure is released so that it is suspended over pit 202 .
- sacrificial material 702 is removed by a wet etch through one or more small perforations (not shown) in the FBAR structure.
- Contact pad 1602 can be extended laterally to couple to the bottom or the top electrode of an adjacent FBAR structure, and a tab portion 1604 B of top electrode 1604 can be extended laterally to couple to the top or the bottom electrode of the adjacent FBAR structure.
- contact pad 1204 can be extended laterally to couple to the top or the bottom electrode of the adjacent FBAR structure, and a tab portion 1202 A of bottom electrode 1202 can be extended laterally to couple to the bottom or the top electrode of the adjacent FBAR structure.
- contact pad 1602 and tab 1604 B of top electrode 1604 can be coupled to passive elements in an optional cap to be mounted on device substrate 204 .
- an optional cap 1802 is bonded to device substrate 204 to protect the FBAR structure and the backside of device substrate 204 is ground to reduce its thickness.
- cap 1802 may have a passive element 1804 coupled by contact posts 1806 to contact pad 1602 and tab 1604 B of top electrode 1604 .
- step 138 shown in FIG. 19 the backside of device substrate 204 is patterned to form vias 1902 and 1904 up to contact pads 602 and 604 , respectively.
- vias 1902 and 1904 are formed by photolithography and etching.
- a contact metal is formed over the backside of device substrate 204 and patterned to form a bottom electrode contact pad 2002 , via contact 2002 A, a top electrode contact pad 2004 , and a via contact 2004 A.
- contact pad 2002 is connected by via contact 2002 A up to contact pad 602 .
- contact pad 2004 is connected by via contact 2004 A to contact pad 604 .
- contact pad 2002 , contact via 2002 A, contact pad 2004 , and contact via 2004 A are gold electroplated onto the backside of device substrate 204 and into vias 1902 and 1904 , and then patterned by photolithography and etching.
- contact pads 2002 and 2004 to the FBAR structure is located under pit 202 so they do not occupy any additional areas. Electrical interconnects can now be routed under pit 202 to provide shorter paths and more connection options. Furthermore, passive elements may be formed in pit 202 and connected to various FBAR structures. Contact pads 2002 and 2004 also offers an alternative to the via structures and via pads in the cap wafer described in U.S. Pat. No. 6,777,263. It can further be seen that pit 202 may consist of a single electrode connecting to either the bottom electrode or to the top electrode. Lastly, if bumping is used on the bottom of device substrate 204 , contact pads 2002 and 2004 may improve heat dissipation by providing a thermal path from the FBAR to solder bumps and the printed circuit board.
Landscapes
- Physics & Mathematics (AREA)
- Acoustics & Sound (AREA)
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)
Abstract
Description
- A thin film semiconductor process is used to create a film bulk-wave acoustic resonator (FBAR), which consists of an electrode-piezoelectric-electrode sandwich suspended in air. When an alternating electrical potential is applied across the electrode-piezoelectric-electrode sandwich, the entire piezoelectric layer expands and contracts, creating a vibration. This resonance is in the body (bulk) of the material, as opposed to being confined to the surface as in the case for Surface Acoustic Wave (SAW) devices. Such an acoustic resonator may act as a filter in the duplexers for cellular handsets.
- To build a FBAR device, a pit is formed on a substrate and then filled with a sacrificial material. A stack consisting of a bottom electrode, a piezoelectric, and a top electrode is formed over the filled pit. A passivation layer is then formed above the stack. The top electrode and the piezoelectric are patterned, and the sacrificial material is removed to suspend the stack over the pit to form the FBAR device.
- In one embodiment of the invention, a device includes a device substrate defining a pit in a topside of the device substrate, a film bulk-wave acoustic resonator (FBAR) mounted over the pit on the device substrate, a first contact pad on a backside of the device substrate that is coupled to a bottom electrode of the FBAR, and a second contact pad on the backside of the device substrate that is coupled to a top electrode of the FBAR.
-
FIGS. 1A and 1B are a flowchart of a method to fabricate a film bulk-wave acoustic resonator (FBAR) device having metal contacts underneath the FBAR in one embodiment of the invention. - FIGS. 2 to 20 illustrate cross-sections of a device fabricated using the method of
FIG. 1 in one embodiment of the invention. - Use of the same reference numbers in different figures indicates similar or identical elements.
- U.S. Pat. No. 6,777,263 describes a device package where a seal ring structure is formed around a via that passes through the cap wafer and down to the device wafer. A via contact is formed in the via to contact a via pad on the device wafer. The seal ring structure incorporates a treaded surface coated with a metal to hermetically seal the via where they make contact with the via pads on the device wafer. The seal may break if the seal ring structure is not properly bonded. In addition, the seal ring structure is relatively large in size and therefore requires a large via pad on the device wafer. For example, the areas consumed by the via pads can be as much as 50% of the device area for a small device around 0.5 millimeter square. This size of the via pad reduces the number of devices that can be manufactured per wafer. Thus, an alternative is provided for providing an electrical connection to the device within the device package.
-
FIGS. 1A and 1B illustrate amethod 100 to fabricate a film bulk-wave acoustic resonator (FBAR) device 2000 (FIG. 20 ) having metal contacts underneath the FBAR in one embodiment of the invention. FIGS. 2 to 20 illustrate the cross-sections ofdevice 2000 fabricated usingmethod 100. - In
step 102 shown inFIG. 2 , a pit 202 (also commonly referred to as the “swimming pool”) is formed in a topside of adevice substrate 204. In one embodiment,device substrate 204 is silicon that is dry etched to formpit 202. In one embodiment,pit 202 has a depth about 4 to 6 microns. - In
step 104 shown inFIG. 3 , anisolation layer 302 is formed overdevice substrate 204.Isolation layer 302 provides electrical isolation between conductive contacts to be formed on top ofisolation layer 302.Isolation layer 302 also protectsdevice substrate 204 from the phosphorus doping of the phosphosilicate glass (PSG) sacrificial material inpit 202 to be described later. In one embodiment,isolation layer 302 is silicon nitride(Si3N4) deposited by low pressure chemical vapor deposition (LPCVD). Alternatively,isolation layer 302 is aluminum nitride (AlN) deposited by sputtering. In one embodiment,isolation layer 302 has a thickness of about 1500 angstroms (Å). - In
step 106 shown inFIG. 4 ,isolation layer 302 is patterned to open 402 and 404. Contactcontact windows 402 and 404 are opened where vias will be etched from the backside ofwindows device substrate 204 topit 202. In one embodiment, contact 402 and 404 are opened by photolithography and etching. Note thatwindows step 106 is not necessary if the via etching is able to etch throughisolation layer 302. - In
step 108 shown inFIG. 5 , abottom contact metal 502 is formed overdevice substrate 204. Portions ofbottom contact metal 502 extend down throughcontact windows 402 and 404 (FIG. 4 ). In one embodiment,bottom contact metal 502 is molybdenum deposited by sputtering. In one embodiment,bottom contact metal 502 has a thickness of about 5000 to 10,000 Å. - In
step 110 shown inFIG. 6 , bottom contact metal 502 (FIG. 5 ) is patterned to form a bottomelectrode contact pad 602, avertical trace 602A, a topelectrode contact pad 604, and avertical trace 604A.Contact pad 602 is located overcontact window 402 and is connected tovertical trace 602A that travels up one sidewall ofpit 202.Contact pad 604 is located overcontact window 404 and is connected tovertical trace 604A that travels up another sidewall ofpit 202. In one embodiment,contact pad 602,vertical trace 602A,contact pad 604, andvertical trace 604A are formed by photolithography and etching. -
Bottom contact metal 502 may also be patterned to form passive elements such as resistors, capacitors, and interconnects. For example,FIG. 6 illustrates an exemplarypassive element 606 shown in phantom. - In
step 112 shown inFIG. 7 , asacrificial material 702 is formed overdevice substrate 204 so that it fillspit 202. In one embodiment,sacrificial material 702 is phosphosilicate glass (PSG) deposited by LPCVD. - In
step 114 shown inFIG. 8 ,sacrificial material 702 is planarized down to the topside ofdevice substrate 204. In one embodiment,sacrificial material 702 is planarized by chemical mechanical polishing (CMP). This also removes any excessbottom contact metal 502 that extends beyondpit 202. - In
step 116 shown inFIG. 9 , anisolation layer 902 is formed overdevice substrate 204.Isolation layer 902 insulates the FBAR structure fromdevice substrate 204. In one embodiment,isolation layer 902 is AlN deposited by sputtering. - In
step 118 shown inFIG. 10 ,isolation layer 902 is patterned to open 1002 and 1004 overcontact windows 602A and 604A, respectively. In one embodiment, contactvertical traces 1002 and 1004 are formed by photolithography and etching.windows - In
step 120 shown inFIG. 11 , abottom electrode metal 1102 is formed overdevice substrate 204. Portions ofbottom electrode metal 1102 extend down throughcontact windows 1002 and 1004 (FIG. 10 ) to connect with 602A and 604A. In one embodiment,vertical traces bottom electrode metal 1102 is molybdenum deposited by sputtering. - In
step 122 shown inFIG. 12 ,bottom electrode metal 1102 is patterned to form anisolation trench 1201 that separates abottom electrode 1202 and a topelectrode contact pad 1204.Bottom electrode 1202 is connected byvertical trace 602A to contactpad 602 whilecontact pad 1204 is connected byvertical trace 604A to contactpad 604. In one embodiment,bottom electrode 1202 andcontact pad 1204 are formed by photolithography and etching. - In
step 124 shown inFIG. 13 , apiezoelectric layer 1302 is formed overbottom electrode 1202,contact pad 1204, anddevice substrate 204. - In
step 126 that is also shown inFIG. 13 , acap layer 1304 is formed overpiezoelectric layer 1302.Cap layer 1304 protectspiezoelectric layer 1302 from contamination during the via etching ofpiezoelectric layer 1302 to be described later. In one embodiment,piezoelectric layer 1302 is aluminum nitride (AlN) and topelectrode seed layer 1304 is molybdenum both sequentially deposited by sputtering. - In step 128 (
FIG. 1B ) shown inFIG. 14 ,cap layer 1304 andpiezoelectric layer 1302 are patterned to form 1402 and 1404 down tovias bottom electrode 1202 andcontact pad 1204, respectively. In one embodiment, 1402 and 1404 are formed by photolithography and etching.vias - In
step 130 shown inFIG. 15 , atop electrode metal 1502 is formed onseed layer 1304 overpiezoelectric layer 1302. As can be seen,top electrode metal 1502 extends down 1402 and 1404 to connect withvias bottom electrode 1202 andcontact pad 1204, respectively. In one embodiment,top electrode metal 1502 is molybdenum deposited by sputtering. Note that cap layer 1304 (FIG. 14 ) is not illustrated separately fromtop electrode metal 1502. - In
step 132 shown inFIG. 16 , top electrode metal 1502 (FIG. 15 ) is patterned to form anisolation trench 1601 that separates a bottomelectrode contact pad 1602 and atop electrode 1604.Contact pad 1602 has a portion that forms a viacontact 1602A down via 1402 to connect tobottom electrode 1202. Similarly,top electrode 1604 has a portion that forms a viacontact 1604A down via 1404 to connect tocontact pad 1204. In one embodiment,contact pad 1602 andtop electrode 1604 are patterned by photolithography and etching. At this point, the FBAR structure is complete withbottom electrode 1202, apiezoelectric layer 1302 on top ofbottom electrode 1202, andtop electrode 1604 on top ofpiezoelectric layer 1302. - In
step 134 shown inFIG. 17 , sacrificial material 702 (FIG. 16 ) inpit 202 is removed and the FBAR structure is released so that it is suspended overpit 202. In one embodiment,sacrificial material 702 is removed by a wet etch through one or more small perforations (not shown) in the FBAR structure. -
Contact pad 1602 can be extended laterally to couple to the bottom or the top electrode of an adjacent FBAR structure, and atab portion 1604B oftop electrode 1604 can be extended laterally to couple to the top or the bottom electrode of the adjacent FBAR structure. Similarly,contact pad 1204 can be extended laterally to couple to the top or the bottom electrode of the adjacent FBAR structure, and atab portion 1202A ofbottom electrode 1202 can be extended laterally to couple to the bottom or the top electrode of the adjacent FBAR structure. In addition,contact pad 1602 andtab 1604B oftop electrode 1604 can be coupled to passive elements in an optional cap to be mounted ondevice substrate 204. - In
step 136 shown inFIG. 18 , anoptional cap 1802 is bonded todevice substrate 204 to protect the FBAR structure and the backside ofdevice substrate 204 is ground to reduce its thickness. As described above,cap 1802 may have apassive element 1804 coupled bycontact posts 1806 to contactpad 1602 andtab 1604B oftop electrode 1604. - In
step 138 shown inFIG. 19 , the backside ofdevice substrate 204 is patterned to form 1902 and 1904 up tovias 602 and 604, respectively. In one embodiment,contact pads 1902 and 1904 are formed by photolithography and etching.vias - In
step 140 shown inFIG. 20 , a contact metal is formed over the backside ofdevice substrate 204 and patterned to form a bottomelectrode contact pad 2002, viacontact 2002A, a topelectrode contact pad 2004, and a viacontact 2004A. Specifically,contact pad 2002 is connected by viacontact 2002A up tocontact pad 602. Similarly,contact pad 2004 is connected by viacontact 2004A to contactpad 604. In one embodiment,contact pad 2002, contact via 2002A,contact pad 2004, and contact via 2004A are gold electroplated onto the backside ofdevice substrate 204 and into 1902 and 1904, and then patterned by photolithography and etching.vias - In
device 2000, 2002 and 2004 to the FBAR structure is located undercontact pads pit 202 so they do not occupy any additional areas. Electrical interconnects can now be routed underpit 202 to provide shorter paths and more connection options. Furthermore, passive elements may be formed inpit 202 and connected to various FBAR structures. 2002 and 2004 also offers an alternative to the via structures and via pads in the cap wafer described in U.S. Pat. No. 6,777,263. It can further be seen thatContact pads pit 202 may consist of a single electrode connecting to either the bottom electrode or to the top electrode. Lastly, if bumping is used on the bottom ofdevice substrate 204, 2002 and 2004 may improve heat dissipation by providing a thermal path from the FBAR to solder bumps and the printed circuit board.contact pads - Various other adaptations and combinations of features of the embodiments disclosed are within the scope of the invention. Numerous embodiments are encompassed by the following claims.
Claims (20)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/174,364 US7161283B1 (en) | 2005-06-30 | 2005-06-30 | Method for placing metal contacts underneath FBAR resonators |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/174,364 US7161283B1 (en) | 2005-06-30 | 2005-06-30 | Method for placing metal contacts underneath FBAR resonators |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20070001544A1 true US20070001544A1 (en) | 2007-01-04 |
| US7161283B1 US7161283B1 (en) | 2007-01-09 |
Family
ID=37588593
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US11/174,364 Expired - Lifetime US7161283B1 (en) | 2005-06-30 | 2005-06-30 | Method for placing metal contacts underneath FBAR resonators |
Country Status (1)
| Country | Link |
|---|---|
| US (1) | US7161283B1 (en) |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20140292159A1 (en) * | 2013-03-29 | 2014-10-02 | NGK Ceramic Device Ltd. | Piezoelectric/electrostrictive element and method for manufacturing the same |
| US20150318190A1 (en) * | 2010-11-05 | 2015-11-05 | Analog Devices, Inc. | BAW Gyroscope with Bottom Electrode |
| US20170077386A1 (en) * | 2014-06-06 | 2017-03-16 | Akoustis, Inc. | Method of manufacture for single crystal capacitor dielectric for a resonance circuit |
| CN108964628A (en) * | 2017-05-18 | 2018-12-07 | 三星电机株式会社 | Bulk acoustic wave resonator |
| US20200220520A1 (en) * | 2016-11-15 | 2020-07-09 | Global Communication Semiconductors, Llc | Film Bulk Acoustic Resonator with Spurious Resonance Suppression |
| US20220158613A1 (en) * | 2021-11-26 | 2022-05-19 | Newsonic Technologies | Lithium niobate or lithium tantalate fbar structure and fabricating method thereof |
| US11817839B2 (en) | 2019-03-28 | 2023-11-14 | Global Communication Semiconductors, Llc | Single-crystal bulk acoustic wave resonator and method of making thereof |
| US11909373B2 (en) | 2019-10-15 | 2024-02-20 | Global Communication Semiconductors, Llc | Bulk acoustic resonator structures with improved edge frames |
| US12155368B2 (en) | 2018-07-20 | 2024-11-26 | Global Communication Semiconductors, Llc | Support structure for bulk acoustic wave resonator |
| US12329035B2 (en) | 2021-06-29 | 2025-06-10 | Global Communication Semiconductors, Llc | Bulk acoustic wave resonator with improved structures |
Families Citing this family (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070004079A1 (en) * | 2005-06-30 | 2007-01-04 | Geefay Frank S | Method for making contact through via contact to an offset contactor inside a cap for the wafer level packaging of FBAR chips |
| KR100831405B1 (en) * | 2006-10-02 | 2008-05-21 | (주) 파이오닉스 | Wafer Bonding Packaging Method |
| US9520856B2 (en) | 2009-06-24 | 2016-12-13 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Acoustic resonator structure having an electrode with a cantilevered portion |
| AU2011336691A1 (en) * | 2010-12-03 | 2013-06-27 | Research Triangle Institute | Method for forming an ultrasonic transducer, and associated apparatus |
| US9203374B2 (en) | 2011-02-28 | 2015-12-01 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Film bulk acoustic resonator comprising a bridge |
| US9425764B2 (en) | 2012-10-25 | 2016-08-23 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Accoustic resonator having composite electrodes with integrated lateral features |
| US9099983B2 (en) | 2011-02-28 | 2015-08-04 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Bulk acoustic wave resonator device comprising a bridge in an acoustic reflector |
| US9444426B2 (en) | 2012-10-25 | 2016-09-13 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Accoustic resonator having integrated lateral feature and temperature compensation feature |
| US8816567B2 (en) | 2011-07-19 | 2014-08-26 | Qualcomm Mems Technologies, Inc. | Piezoelectric laterally vibrating resonator structure geometries for spurious frequency suppression |
| US8922302B2 (en) | 2011-08-24 | 2014-12-30 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Acoustic resonator formed on a pedestal |
| US9667218B2 (en) | 2012-01-30 | 2017-05-30 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Temperature controlled acoustic resonator comprising feedback circuit |
| US9667220B2 (en) | 2012-01-30 | 2017-05-30 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Temperature controlled acoustic resonator comprising heater and sense resistors |
| US9154103B2 (en) | 2012-01-30 | 2015-10-06 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Temperature controlled acoustic resonator |
| US9608592B2 (en) | 2014-01-21 | 2017-03-28 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Film bulk acoustic wave resonator (FBAR) having stress-relief |
| US9793874B2 (en) | 2014-05-28 | 2017-10-17 | Avago Technologies General Ip Singapore (Singapore) Pte. Ltd. | Acoustic resonator with electrical interconnect disposed in underlying dielectric |
| US9862592B2 (en) | 2015-03-13 | 2018-01-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | MEMS transducer and method for manufacturing the same |
| US12375054B2 (en) | 2021-03-31 | 2025-07-29 | Skyworks Global Pte. Ltd. | Acoustic wave filter with buried connection layer under resonator |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6777263B1 (en) * | 2003-08-21 | 2004-08-17 | Agilent Technologies, Inc. | Film deposition to enhance sealing yield of microcap wafer-level package with vias |
| US6818464B2 (en) * | 2001-10-17 | 2004-11-16 | Hymite A/S | Double-sided etching technique for providing a semiconductor structure with through-holes, and a feed-through metalization process for sealing the through-holes |
| US6836013B2 (en) * | 2002-10-22 | 2004-12-28 | Agilent Technologies, Inc | Method for sealing a semiconductor device and apparatus embodying the method |
| US6903012B2 (en) * | 2001-12-20 | 2005-06-07 | Agilent Technologies, Inc. | Sloped via contacts |
| US20050218488A1 (en) * | 2004-03-31 | 2005-10-06 | Mie Matsuo | Electronic component having micro-electrical mechanical system |
-
2005
- 2005-06-30 US US11/174,364 patent/US7161283B1/en not_active Expired - Lifetime
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6818464B2 (en) * | 2001-10-17 | 2004-11-16 | Hymite A/S | Double-sided etching technique for providing a semiconductor structure with through-holes, and a feed-through metalization process for sealing the through-holes |
| US6903012B2 (en) * | 2001-12-20 | 2005-06-07 | Agilent Technologies, Inc. | Sloped via contacts |
| US6836013B2 (en) * | 2002-10-22 | 2004-12-28 | Agilent Technologies, Inc | Method for sealing a semiconductor device and apparatus embodying the method |
| US6777263B1 (en) * | 2003-08-21 | 2004-08-17 | Agilent Technologies, Inc. | Film deposition to enhance sealing yield of microcap wafer-level package with vias |
| US20050218488A1 (en) * | 2004-03-31 | 2005-10-06 | Mie Matsuo | Electronic component having micro-electrical mechanical system |
Cited By (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20150318190A1 (en) * | 2010-11-05 | 2015-11-05 | Analog Devices, Inc. | BAW Gyroscope with Bottom Electrode |
| US9640749B2 (en) * | 2013-03-29 | 2017-05-02 | Ngk Insulators, Ltd. | Piezoelectric/electrostrictive element and method for manufacturing the same |
| US20140292159A1 (en) * | 2013-03-29 | 2014-10-02 | NGK Ceramic Device Ltd. | Piezoelectric/electrostrictive element and method for manufacturing the same |
| US20170077386A1 (en) * | 2014-06-06 | 2017-03-16 | Akoustis, Inc. | Method of manufacture for single crystal capacitor dielectric for a resonance circuit |
| US10516377B2 (en) * | 2014-06-06 | 2019-12-24 | Akoustis, Inc. | Method of manufacture for single crystal capacitor dielectric for a resonance circuit |
| US20200220520A1 (en) * | 2016-11-15 | 2020-07-09 | Global Communication Semiconductors, Llc | Film Bulk Acoustic Resonator with Spurious Resonance Suppression |
| US11736088B2 (en) * | 2016-11-15 | 2023-08-22 | Global Communication Semiconductors, Llc | Film bulk acoustic resonator with spurious resonance suppression |
| CN108964628A (en) * | 2017-05-18 | 2018-12-07 | 三星电机株式会社 | Bulk acoustic wave resonator |
| US12155368B2 (en) | 2018-07-20 | 2024-11-26 | Global Communication Semiconductors, Llc | Support structure for bulk acoustic wave resonator |
| US11817839B2 (en) | 2019-03-28 | 2023-11-14 | Global Communication Semiconductors, Llc | Single-crystal bulk acoustic wave resonator and method of making thereof |
| US11979134B2 (en) | 2019-10-15 | 2024-05-07 | Global Communication Semiconductors, Llc | Composite piezoelectric film and bulk acoustic resonator incorporating same |
| US11909373B2 (en) | 2019-10-15 | 2024-02-20 | Global Communication Semiconductors, Llc | Bulk acoustic resonator structures with improved edge frames |
| US12021498B2 (en) | 2019-10-15 | 2024-06-25 | Global Communication Semiconductors, Llc | Bulk acoustic wave resonator with multilayer base |
| US12329035B2 (en) | 2021-06-29 | 2025-06-10 | Global Communication Semiconductors, Llc | Bulk acoustic wave resonator with improved structures |
| US11533039B2 (en) * | 2021-11-26 | 2022-12-20 | Shenzhen Newsonic Technologies Co., Ltd. | Lithium niobate or lithium tantalate FBAR structure and fabricating method thereof |
| US20220158613A1 (en) * | 2021-11-26 | 2022-05-19 | Newsonic Technologies | Lithium niobate or lithium tantalate fbar structure and fabricating method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| US7161283B1 (en) | 2007-01-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7161283B1 (en) | Method for placing metal contacts underneath FBAR resonators | |
| US20240106406A1 (en) | Packaging structure of film bulk acoustic resonator | |
| JP4248180B2 (en) | Bulk acoustic wave resonator with conductive mirror | |
| CN112039456B (en) | Packaging method and packaging structure of bulk acoustic wave resonator | |
| US20050104204A1 (en) | Wafer-level package and its manufacturing method | |
| US20060179642A1 (en) | Method for manufacturing a film bulk acoustic resonator | |
| JP7134530B2 (en) | Packaging method and packaging structure for bulk acoustic wave resonator | |
| JP4838732B2 (en) | Electrical component and manufacturing method | |
| JP7218020B2 (en) | Packaging method and packaging structure for bulk acoustic wave resonator | |
| JP4468436B2 (en) | Elastic wave device and manufacturing method thereof | |
| JP2006262473A (en) | Acoustic resonator and monolithic integration of electronic circuit in vertical direction | |
| US20210184645A1 (en) | Packaging module and packaging method of baw resonator | |
| CN104507853A (en) | Methods of forming semiconductor structures including MEMS devices and integrated circuits on opposing sides of substrates, and related structures and devices | |
| JP4675945B2 (en) | Semiconductor device | |
| CN113300689A (en) | Quartz resonator with reinforced structure, forming method thereof and electronic equipment | |
| KR100618343B1 (en) | A manufacturing method of a packaging substrate and a packaging method using the same. | |
| JP2006351591A (en) | Microdevice packaging method and microdevice | |
| JP2006247833A (en) | MEMS device package and manufacturing method thereof | |
| US20070018538A1 (en) | Film bulk acoustic resonator (FBAR) with high thermal conductivity | |
| US8618621B2 (en) | Semiconductor device layer structure and method of fabrication | |
| CN117060875A (en) | Bulk acoustic wave filter, manufacturing method thereof and electronic device | |
| JP4825111B2 (en) | Method for manufacturing piezoelectric thin film device | |
| JP4457642B2 (en) | Semiconductor device and manufacturing method thereof | |
| JP7328443B2 (en) | SENSOR ELEMENT AND METHOD FOR MANUFACTURING SENSOR ELEMENT | |
| TWI859721B (en) | Electronic modules |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: AGILENT TECHNOLOGIES, INC., COLORADO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GEEFAY, FRANK S;REEL/FRAME:016321/0119 Effective date: 20050629 |
|
| AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP PTE. LTD.,SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AGILENT TECHNOLOGIES, INC.;REEL/FRAME:017206/0666 Effective date: 20051201 Owner name: AVAGO TECHNOLOGIES GENERAL IP PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AGILENT TECHNOLOGIES, INC.;REEL/FRAME:017206/0666 Effective date: 20051201 |
|
| AS | Assignment |
Owner name: CITICORP NORTH AMERICA, INC.,DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:017207/0882 Effective date: 20051201 Owner name: CITICORP NORTH AMERICA, INC., DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:017207/0882 Effective date: 20051201 |
|
| AS | Assignment |
Owner name: AVAGO TECHNOLOGIES WIRELESS IP (SINGAPORE) PTE. LT Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD;REEL/FRAME:017675/0434 Effective date: 20060127 |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| FPAY | Fee payment |
Year of fee payment: 4 |
|
| AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: MERGER;ASSIGNOR:AVAGO TECHNOLOGIES WIRELESS IP (SINGAPORE) PTE. LTD.;REEL/FRAME:030369/0703 Effective date: 20121030 |
|
| AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP NORTH AMERICA, INC.;REEL/FRAME:030422/0001 Effective date: 20110331 |
|
| AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:032851/0001 Effective date: 20140506 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:032851/0001 Effective date: 20140506 |
|
| FPAY | Fee payment |
Year of fee payment: 8 |
|
| AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032851-0001);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037689/0001 Effective date: 20160201 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032851-0001);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037689/0001 Effective date: 20160201 |
|
| AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 |
|
| AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 017206 FRAME: 0666. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:AGILENT TECHNOLOGIES, INC.;REEL/FRAME:038632/0662 Effective date: 20051201 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 017206 FRAME: 0666. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:AGILENT TECHNOLOGIES, INC.;REEL/FRAME:038632/0662 Effective date: 20051201 |
|
| AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |
|
| AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED, SINGAPORE Free format text: MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047196/0097 Effective date: 20180509 Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047196/0097 Effective date: 20180509 |
|
| AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0097. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:048555/0510 Effective date: 20180905 Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED, SINGAPORE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0097. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:048555/0510 Effective date: 20180905 |