[go: up one dir, main page]

US11791212B2 - Thin die release for semiconductor device assembly - Google Patents

Thin die release for semiconductor device assembly Download PDF

Info

Publication number
US11791212B2
US11791212B2 US16/713,309 US201916713309A US11791212B2 US 11791212 B2 US11791212 B2 US 11791212B2 US 201916713309 A US201916713309 A US 201916713309A US 11791212 B2 US11791212 B2 US 11791212B2
Authority
US
United States
Prior art keywords
semiconductor die
target semiconductor
sacrificial layer
mount tape
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US16/713,309
Other versions
US20210183702A1 (en
Inventor
Andrew M. Bayless
Brandon P. Wirz
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to US16/713,309 priority Critical patent/US11791212B2/en
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WIRZ, BRANDON P., BAYLESS, ANDREW M.
Priority to CN202011456023.5A priority patent/CN112992782B/en
Publication of US20210183702A1 publication Critical patent/US20210183702A1/en
Priority to US18/243,664 priority patent/US12512368B2/en
Application granted granted Critical
Publication of US11791212B2 publication Critical patent/US11791212B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67017Apparatus for fluid treatment
    • H01L21/67028Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like
    • H01L21/6704Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like for wet cleaning or washing
    • H01L21/67051Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like for wet cleaning or washing using mainly spraying means, e.g. nozzles
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67132Apparatus for placing on an insulating substrate, e.g. tape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836Wafer tapes, e.g. grinding or dicing support tapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67017Apparatus for fluid treatment
    • H01L21/67063Apparatus for fluid treatment for etching
    • H01L21/67075Apparatus for fluid treatment for etching for wet etching
    • H01L21/6708Apparatus for fluid treatment for etching for wet etching using mainly spraying means, e.g. nozzles
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68318Auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
    • H01L2221/68322Auxiliary support including means facilitating the selective separation of some of a plurality of devices from the auxiliary support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68381Details of chemical or physical process used for separating the auxiliary support from a device or wafer

Definitions

  • the present disclosure generally relates to semiconductor device assemblies, and more particularly relates to releasing thin dies for a semiconductor device assembly.
  • Semiconductor packages typically include one or more semiconductor dies (e.g., memory chip, microprocessor chip, imager chip) mounted on a substrate, encased in a protective covering.
  • the semiconductor dies may include functional features, such as memory cells, processor circuits, or imager devices, as well as bond pads electrically connected to the functional features.
  • the bond pads can be electrically connected to corresponding conductive structures of the substrate, which may be coupled to terminals outside the protective covering such that the semiconductor die can be connected to higher level circuitry.
  • two or more semiconductor dies may be stacked on top of each other to reduce footprints of the semiconductor packages (which may be referred to as multi-chip packages).
  • the stacked semiconductor dies may include three-dimensional interconnects (e.g., through-silicon vias (TSVs)) to route electrical signals between the semiconductor dies.
  • TSVs through-silicon vias
  • the semiconductor dies may be thinned to reduce overall thicknesses of such semiconductor packages, as well as to mitigate issues related to forming the three-dimensional interconnects through the stacked semiconductor dies.
  • a sheet of mount tape is attached to a front side of a substrate (e.g., a wafer) having the semiconductor dies fabricated thereon such that the substrate may be thinned from its back side.
  • the substrate may be diced to singulate individual semiconductor dies while attached to an adhesive layer of the mount tape. Subsequently, individual semiconductor dies may be picked up from the adhesive layer—e.g., ejected from the adhesive layer by applying forces.
  • the substrate is thinned below certain thicknesses (e.g., 50 ⁇ m or less)
  • the thinned semiconductor dies may easily experience uneven forces sufficient to generate micro-cracks while they are ejected from the adhesive layer.
  • Such micro-cracks may reduce yield or present reliability issues for the semiconductor dies.
  • a throughput time of the dicing process may increase to reduce risks of generating micro-cracks as final thicknesses of the substrate further decrease.
  • FIGS. 1 A through 1 D illustrate a process of releasing thin dies for a semiconductor device assembly in accordance with an embodiment of the present technology.
  • FIGS. 2 and 3 are flowcharts illustrating methods of releasing thin dies for a semiconductor device assembly in accordance with embodiments of the present technology.
  • thin die release for semiconductor device assemblies, and associated apparatuses and methods are described below.
  • the thin die release described herein may improve yield or mitigate reliability issues for the thinned semiconductor dies during the dicing process, which in turn, improve yield and reliability performances of the semiconductor device assemblies.
  • semiconductor device or die generally refers to a solid-state device that includes one or more semiconductor materials. Examples of semiconductor devices include logic devices, memory devices, microprocessors, or diodes, among others. Such semiconductor devices may include integrated circuits or components, data storage elements, processing components, and/or other features manufactured on semiconductor substrates.
  • semiconductor device or die can refer to a finished device or to an assembly or other structure at various stages of processing before becoming a finished device.
  • substrate can refer to a wafer-level substrate or to a singulated, die-level substrate.
  • a substrate may include a semiconductor wafer, a package support substrate, an interposer, a semiconductor device or die, or the like.
  • the terms “vertical,” “lateral,” “down,” “up,” “upper,” and “lower” can refer to relative directions or positions of features in the semiconductor device assemblies in view of the orientation shown in the Figures. For example, “upper” or “uppermost” can refer to a feature positioned closer to the top of a page than another feature. These terms, however, should be construed broadly to include semiconductor devices having other orientations. A person skilled in the relevant art will also understand that the technology may have additional embodiments, and that the technology may be practiced without several of the details of the embodiments described herein with reference to FIGS. 1 A- 1 D, 2 , and 3 .
  • FIGS. 1 A through 1 D illustrate a process of thin die release (i.e., releasing thinned semiconductor dies from a mount tape) for semiconductor device assembly (“assemblies”) in accordance with an embodiment of the present technology.
  • the thin die release utilizes a process employing a fluid (i.e., a liquid or vapor) to remove a layer (e.g., a sacrificial layer, which may be an adhesive layer in some cases) disposed between the thin die and the mount tape.
  • a fluid i.e., a liquid or vapor
  • a layer e.g., a sacrificial layer, which may be an adhesive layer in some cases
  • the thin die release removes (e.g., dissolves, chemically etches) the sacrificial layer using the fluid (e.g., a chemical solution, a solvent and/or water, depending on the materials included in the sacrificial layer) to release the thin die from the mount tape.
  • the thin die may be ejected from the mount tape without mechanical forces exerted to the thin die (e.g., reducing the risk of die cracks), thereby improving yield or reliability performance of the dicing process.
  • the thin die release may improve a throughput time of the dicing process or decrease thicknesses of the thin dies as the heights of the assemblies shrink.
  • the thin die release may use a perforated mount tape (which may be referred to as a perforated dicing tape) to inject the fluid through the openings in the mount tape such that the fluid may dissolve (or otherwise remove) a portion of the sacrificial layer located between a target semiconductor die to be released and the mount tape.
  • the thin die release may employ an ejection component configured to selectively dispense the fluid to the portion of the sacrificial layer under the target semiconductor die to be released.
  • an apparatus may include the perforated mount tape and the ejection component.
  • the apparatus may also include a supporting component configured to lift the target semiconductor die after removing the sacrificial layer between the target semiconductor die and the mount tape.
  • FIG. 1 A illustrates a cross-sectional diagram 100 a of a substrate 105 that includes semiconductor dies (e.g., semiconductor dies 110 a through 110 c depicted in FIG. 1 C ) fabricated on its front side 106 .
  • the substrate 105 may have been thinned from its back side on which a sacrificial layer 115 is disposed (e.g., the back side is coated with the sacrificial layer 115 ).
  • a thickness of the substrate 105 may be approximately 50 ⁇ m or less.
  • the sacrificial layer 115 may include one or more materials configured to dissolve in contact with a fluid (e.g., solvent, water, or both in a liquid phase or in a vapor phase).
  • the apparatus may include a coating component configured to form the sacrificial layer 115 on the back side of the substrate 105 that includes the target semiconductor die 110 c as depicted in FIG. 1 C .
  • FIG. 1 B illustrates a cross-sectional diagram 100 b of the substrate 105 with the sacrificial layer 115 mounted on a sheet of mount tape 120 .
  • the substrate 105 may be positioned between film frames 133 .
  • the mount tape 120 may include a tape adhesive layer 125 configured to attach to the sacrificial layer 115 and a tape backing 130 . Further, the mount tape 120 includes a plurality of openings 140 .
  • the mount tape 120 may include the sacrificial layer 115 (e.g., above the tape adhesive layer 125 ) such that a thinned substrate (e.g., the substrate 105 , without the sacrificial layer 115 ) may be attached to the sacrificial layer 115 when the thinned substrate is positioned onto the mount tape 120 .
  • the sacrificial layer 115 may be adhesive to a surface with which the sacrificial layer 115 comes in contact (e.g., a back side of the substrate 105 ).
  • FIG. 1 C illustrates a cross-sectional diagram 100 c of the substrate 105 with the sacrificial layer 115 mounted on the sheet of mount tape 120 , after the substrate 105 is diced through dicing lanes 135 .
  • the apparatus may include a dicing component configured to dice the substrate 105 through the dicing lanes 135 of the substrate 105 to singulate the semiconductor dies 110 from the substrate 105 including the target semiconductor die 110 c.
  • the dicing component may be configured with a blade to dice the substrate 105 (e.g., blade-dicing). In other embodiments, the dicing component may be configured with a plasma source to perform laser-dicing (which may be referred to as a stealth dicing).
  • the sacrificial layer 115 may include materials dissolvable in contact with a solvent when the blade-dicing is used. In other cases, the sacrificial layer 115 may include water-soluble material when the laser-dicing is used.
  • debris may be generated on the front side of the substrate 105 . In some embodiments, such debris may be collected by a support component (e.g., the support component 150 depicted in the diagram 100 d in FIG. 1 D ).
  • the sacrificial layer 115 may be diced together with the substrate 105 as illustrated in the diagram 100 c . In other embodiments, the sacrificial layer 115 may be diced partially or remain intact (not shown).
  • the diagram 100 c depicts the singulated semiconductor dies 110 (e.g., semiconductor die 110 a , semiconductor die 110 b , semiconductor die 110 c ) including a target semiconductor die (e.g., semiconductor die 110 c ) to be release from the mount tape 120 (i.e., to be released from the tape adhesive layer 125 of the mount tape 120 ).
  • the set of openings 140 includes multiple openings (e.g., opening 140 a , opening 140 b , opening 140 c ) under each semiconductor die (e.g., the target semiconductor die 110 c ).
  • Some openings under each semiconductor die 110 may facilitate a fluid to be injected to access the sacrificial layer 115 (e.g., the fluid entering into the mount tape 120 via the opening 140 b ) underneath the semiconductor die 110 while other openings under the semiconductor die 110 may facilitate the fluid to transport the dissolved sacrificial layer (or a by-product of the wet process between the fluid and the sacrificial layer) away from the semiconductor die 110 (e.g., the fluid exiting the mount tape 120 via the opening 140 a and/or the opening 140 c ).
  • the mount tape may include a greater quantity of openings (e.g., 6, 10, 20, or even more) under each semiconductor die 110 or a lesser quantity of openings (e.g., two (2) openings, one for an inlet and another for an outlet) under each semiconductor die 110 .
  • different semiconductor dies 110 of the substrate 105 may correspond to different quantities of openings.
  • a perforated dicing tape may include an overall pattern of the openings that resembles a pattern of semiconductor dies placed on a semiconductor wafer (e.g., a photolithography wafer map). For example, areas with a relatively dense distribution of openings in the perforated dicing tape may correspond to locations of semiconductor dies 110 on the substrate 105 . Also, areas with a relatively sparse distribution of openings in the perforated dicing tape may correspond to dicing lanes 135 on the substrate 105 .
  • the openings may include any shape suitable for facilitating a fluid entering and/or exiting the mount tape, such as a circular shape, an elliptic shape, an elongated elliptic shape, a square shape, a rectangular shape, an elongated rectangular shape, or a combination thereof.
  • FIG. 1 D illustrates a cross-sectional diagram 100 d of the substrate 105 diced to have individual semiconductor dies 110 singulated. Individual semiconductor dies 110 are attached to the tape adhesive layer 125 of the mount tape 120 via the sacrificial layer 115 , except the target semiconductor die 110 c .
  • the diagram 100 d depicts that a portion of the sacrificial layer 115 under the target semiconductor die 110 c has been removed as described in further details below.
  • the diagram 100 d illustrates an ejection component 160 configured to release one semiconductor die (e.g., semiconductor die 110 a , semiconductor die 110 b , semiconductor die 110 c ) at a time. For example, the ejection component 160 is positioned under the target semiconductor die 110 c in FIG. 1 D .
  • the ejection component 160 covers the multiple openings under the target semiconductor die 110 c (e.g., openings 140 a through 140 c ). Further, the diagram 100 d illustrates a support component 150 configured to buttress (e.g., shore up) the target semiconductor die 110 c from the front side 106 of the target semiconductor die 110 c.
  • buttress e.g., shore up
  • the ejection component 160 may be configured to apply a fluid toward the sacrificial layer disposed at the back side of the target semiconductor die 110 c , and to collect the fluid (and dissolved sacrificial layer) away from the target semiconductor die 110 c . That is, the ejection component 160 may be regarded to create a puddle of the fluid in contact with the sacrificial layer to remove, where the puddle is confined to the perimeter of the target semiconductor die 110 c . In some embodiments, the ejection component 160 may be configured to dispense the fluid at its central portion and to collect the fluid (and dissolved sacrificial layer) at its peripheral (or edge) portion—e.g., center-dispense and edge-vacuum.
  • the ejection component 160 includes an inlet (e.g., inlet 165 ) at its central portion.
  • the inlet may be configured to supply the fluid toward the back side of the target semiconductor die 110 c via some of the openings the ejection component 160 covers (e.g., opening 140 b ).
  • the ejection component 160 by injecting the fluid through the mount tape 120 , may remove the sacrificial layer (e.g., the sacrificial layer 115 c depicted in the diagram 100 c ) disposed between the back side of the target semiconductor die 110 c and the tape adhesive layer 125 of the mount tape 120 .
  • the sacrificial layer 115 includes one or more materials configured to dissolve in contact with the fluid.
  • the ejection component 160 includes an outlet (e.g., outlet 170 ) at its peripheral portion such that the ejection component 160 may provide vacuum suction through the outlet.
  • the outlet may be configured to collect, through some of the openings the ejection component 160 covers (e.g., opening 140 a , opening 140 c ), by-products (e.g., dissolved sacrificial layer, by-products generated as a result of injecting the fluid toward the sacrificial layer), the fluid, or both.
  • the peripheral portion of the ejection component 160 may, at least partially, surround the central portion of the ejection component.
  • the inlet 165 and the outlets 170 may be interchangeable. That is, in some embodiments, the outlets 170 may be used to supply (e.g., dispense, inject) the fluid toward the back side of the target semiconductor die 110 c while the inlet 165 may be used to collect the by-products and/or the fluid—e.g., edge-dispense and center-vacuum. Additionally or alternatively, the ejection component 160 may be configured to confine the fluid applied toward the back side of the target semiconductor die within a boundary of the ejection component 160 (e.g., boundaries 175 ) that correlates to a perimeter of the target semiconductor die 110 c .
  • a boundary of the ejection component 160 e.g., boundaries 175
  • the ejection component 160 may confine the fluid using the vacuum (e.g., edge-vacuum, center-vacuum) or a sealing at the boundary of the ejection component 160 , or both. Additionally or alternatively, the ejection component 160 may push into the tape backing 130 to prevent the fluid from spreading toward other semiconductor dies adjacent to the target semiconductor die 110 c.
  • the vacuum e.g., edge-vacuum, center-vacuum
  • the ejection component 160 may push into the tape backing 130 to prevent the fluid from spreading toward other semiconductor dies adjacent to the target semiconductor die 110 c.
  • the support component 150 provides mechanical support for the target semiconductor die 110 c such that the target semiconductor die 110 c may not fall out from the substrate 105 when the sacrificial layer 115 under the target semiconductor die 110 c is completely removed as a result of applying the fluid to the sacrificial layer 115 .
  • the support component 150 may be configured to provide suction to lift the target semiconductor die from the mount tape 120 when the target semiconductor die 110 c is released from the mount tape 120 —e.g., when the portion of sacrificial layer 115 under the target semiconductor die 110 c (e.g., sacrificial layer 115 c ) is completely removed such that the target semiconductor die 110 c is no longer attached to the mount tape 120 .
  • the support component 150 may include a chuck having vacuum suction to pick up the target semiconductor die. In other embodiments, the support component 150 may include an electrostatic chuck (ESC) to pick up the target semiconductor die. In some embodiments, the support component 150 may be further configured to collect debris from the front side of the target semiconductor die 110 c , where the debris may be generated as a result of the substrate 105 being diced to singulate the target semiconductor die 110 c as described with reference to FIG. 1 C . Once the target semiconductor die 110 c is released from the mount tape 120 and picked up by the support component 150 , the target semiconductor die 110 c may be dried with a nozzle configured to apply nitrogen (N 2 ) gas or air.
  • N 2 nitrogen
  • FIG. 2 is a flowchart 200 illustrating a method of releasing thinned semiconductor dies for a semiconductor device assembly in accordance with an embodiment of the present technology.
  • the flowchart 200 may include aspects of methods as described with reference to FIGS. 1 A through 1 D .
  • the method includes thinning a substrate from a back side thereof, the substrate including a plurality of semiconductor dies formed on a front side of the substrate (box 210 ).
  • the method further includes attaching a sheet of mount tape on the back side of the substrate that has been thinned, the sheet of mount tape including a plurality of openings configured to facilitate a fluid accessing the back side of the substrate (box 215 ).
  • the method further includes dicing the substrate to singulate individual semiconductor dies of the plurality of semiconductor dies such that each individual semiconductor die is attached to the sheet of mount tape (box 220 ).
  • the method further includes releasing a target semiconductor die of the plurality of semiconductor dies from the sheet of mount tape (box 225 ).
  • the plurality of openings includes multiple openings under each semiconductor die of the plurality of semiconductor dies.
  • the method may further include applying the fluid to the back side of the substrate through multiple openings of the plurality of openings under the target semiconductor die, where the fluid is configured to dissolve a sacrificial layer disposed at the back side of the substrate, and where releasing the target semiconductor die is based at least in part on applying the fluid.
  • the fluid includes a solvent, water, or both in a liquid phase or in a vapor phase.
  • the method may further include confining the fluid applied to the back side of the substrate within a boundary that correlates to a perimeter of the target semiconductor die. In some embodiments, the method may further include collecting, from the back side of the substrate, by-products generated as a result of applying the fluid to the back side of the substrate, the fluid, or both. In some embodiments, the method may further include attaching a support component to the target semiconductor die before releasing the target semiconductor die from the sheet of mount tape. In some embodiments, the method may further include forming, after thinning the substrate, a sacrificial layer on the back side of the substrate, the sacrificial layer including one or more materials configured to dissolve in contact with the fluid. In some embodiments, the sheet of mount tape includes a sacrificial layer configured to attach to the back side of the substrate, where the sacrificial layer includes one or more materials configured to dissolve in contact with the fluid.
  • FIG. 3 is a flowchart 300 illustrating a method of releasing thinned semiconductor dies for a semiconductor device assembly in accordance with an embodiment of the present technology.
  • the flowchart 300 may include aspects of methods as described with reference to FIGS. 1 A through 1 D .
  • the method includes forming a sacrificial layer on a back side of a substrate including a target semiconductor die, the sacrificial layer including one or more materials configured to dissolve in contact with a fluid of a solvent, water, or both (box 310 ).
  • the method further includes attaching an adhesive mount tape to the sacrificial layer, the adhesive mount tape including a plurality of openings configured to facilitate the fluid accessing the sacrificial layer (box 315 ).
  • the method further includes dicing, from a front side of the substrate, the substrate to singulate the target semiconductor die that is attached to the adhesive mount tape via the sacrificial layer (box 320 ).
  • the method further includes releasing the target semiconductor die from the adhesive mount tape when the sacrificial layer is removed (box 325 ).
  • the method may further include applying the fluid to the sacrificial layer through a subset of openings of the plurality, the subset of openings located under the target semiconductor die. In some embodiments, the method may further include restricting the fluid applied to the sacrificial layer from spreading beyond a boundary that correlates to a perimeter of the target semiconductor die. In some embodiments, the method may further include collecting the fluid and the sacrificial layer dissolved in contact with the fluid, through the subset of openings. In some embodiments, the method may further include providing, from the front side of the substrate, a support component to buttress the target semiconductor die before releasing the target semiconductor die, the support component configured to provide vacuum suction to the target semiconductor die. In some embodiments, the method may further include lifting, using the support component, the target semiconductor die when the target semiconductor die is released from the adhesive mount tape as a result of applying the fluid to the sacrificial layer.
  • the diagram 100 d illustrates the ejection component 160 configured to release one semiconductor die at a time (and the corresponding support component 150 that supports one semiconductor die), the present technology is not limited thereto. That is, two or more ejection components 160 may be combined to release two or more semiconductor dies at a time, in conjunction with two or more support components 150 . Further, the two or more semiconductor dies may be adjacent to each other or separated from each other.
  • the diagram 100 d depicts the ejection component 160 with one inlet and two outlets
  • the present technology is not limited thereto. That is, the ejection component 160 may be configured to include more than one inlet and/or any quantity of outlets. Further, the ejection component 160 may be modified to include a different relative positioning of the inlet and the outlet than the embodiment depicted in the diagram 100 d without losing its purposes and/or functions within the scope of the present technology.
  • certain aspects of the present technology described in the context of particular embodiments may also be combined or eliminated in other embodiments.
  • the devices discussed herein, including a semiconductor device may be formed on a semiconductor substrate or die, such as silicon, germanium, silicon-germanium alloy, gallium arsenide, gallium nitride, etc.
  • the substrate is a semiconductor wafer.
  • the substrate may be a silicon-on-insulator (SOI) substrate, such as silicon-on-glass (SOG) or silicon-on-sapphire (SOP), or epitaxial layers of semiconductor materials on another substrate.
  • SOI silicon-on-insulator
  • SOG silicon-on-glass
  • SOP silicon-on-sapphire
  • the conductivity of the substrate, or sub-regions of the substrate may be controlled through doping using various chemical species including, but not limited to, phosphorous, boron, or arsenic. Doping may be performed during the initial formation or growth of the substrate, by ion-implantation, or by any other doping means.
  • “or” as used in a list of items indicates an inclusive list such that, for example, a list of at least one of A, B, or C means A or B or C or AB or AC or BC or ABC (i.e., A and B and C).
  • the phrase “based on” shall not be construed as a reference to a closed set of conditions. For example, an exemplary step that is described as “based on condition A” may be based on both a condition A and a condition B without departing from the scope of the present disclosure.
  • the phrase “based on” shall be construed in the same manner as the phrase “based at least in part on.”

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Die Bonding (AREA)

Abstract

Methods for releasing thinned semiconductor dies from a mount tape and associated apparatuses are disclosed. In one embodiment, a sacrificial layer may be disposed at a back side of thinned substrate including semiconductor dies. The sacrificial layer includes materials soluble in contact with a fluid (and/or vapor). A sheet of perforated mount tape may be attached to the sacrificial layer and an ejection component may be provided under a target semiconductor die to be released. The ejection component is configured to create a locally confined puddle of the fluid under the target semiconductor die such that the sacrificial layer is removed to release the target semiconductor die from the mount tape. Further, a support component may be provided to pick up the target semiconductor die after the target semiconductor die is released from the mount tape.

Description

TECHNICAL FIELD
The present disclosure generally relates to semiconductor device assemblies, and more particularly relates to releasing thin dies for a semiconductor device assembly.
BACKGROUND
Semiconductor packages typically include one or more semiconductor dies (e.g., memory chip, microprocessor chip, imager chip) mounted on a substrate, encased in a protective covering. The semiconductor dies may include functional features, such as memory cells, processor circuits, or imager devices, as well as bond pads electrically connected to the functional features. The bond pads can be electrically connected to corresponding conductive structures of the substrate, which may be coupled to terminals outside the protective covering such that the semiconductor die can be connected to higher level circuitry.
In some semiconductor packages, two or more semiconductor dies may be stacked on top of each other to reduce footprints of the semiconductor packages (which may be referred to as multi-chip packages). The stacked semiconductor dies may include three-dimensional interconnects (e.g., through-silicon vias (TSVs)) to route electrical signals between the semiconductor dies. The semiconductor dies may be thinned to reduce overall thicknesses of such semiconductor packages, as well as to mitigate issues related to forming the three-dimensional interconnects through the stacked semiconductor dies. Typically, a sheet of mount tape is attached to a front side of a substrate (e.g., a wafer) having the semiconductor dies fabricated thereon such that the substrate may be thinned from its back side. Further, the substrate may be diced to singulate individual semiconductor dies while attached to an adhesive layer of the mount tape. Subsequently, individual semiconductor dies may be picked up from the adhesive layer—e.g., ejected from the adhesive layer by applying forces. When the substrate (hence the semiconductor dies) is thinned below certain thicknesses (e.g., 50 μm or less), however, the thinned semiconductor dies may easily experience uneven forces sufficient to generate micro-cracks while they are ejected from the adhesive layer. Such micro-cracks may reduce yield or present reliability issues for the semiconductor dies. In some cases, a throughput time of the dicing process may increase to reduce risks of generating micro-cracks as final thicknesses of the substrate further decrease.
BRIEF DESCRIPTION OF THE DRAWINGS
Many aspects of the present technology can be better understood with reference to the following drawings. The components in the drawings are not necessarily to scale. Instead, emphasis is placed on illustrating clearly the principles of the present technology.
FIGS. 1A through 1D illustrate a process of releasing thin dies for a semiconductor device assembly in accordance with an embodiment of the present technology.
FIGS. 2 and 3 are flowcharts illustrating methods of releasing thin dies for a semiconductor device assembly in accordance with embodiments of the present technology.
DETAILED DESCRIPTION
Specific details of several embodiments for releasing thinned semiconductor dies (“thin die release”) for semiconductor device assemblies, and associated apparatuses and methods are described below. The thin die release described herein may improve yield or mitigate reliability issues for the thinned semiconductor dies during the dicing process, which in turn, improve yield and reliability performances of the semiconductor device assemblies. The term “semiconductor device or die” generally refers to a solid-state device that includes one or more semiconductor materials. Examples of semiconductor devices include logic devices, memory devices, microprocessors, or diodes, among others. Such semiconductor devices may include integrated circuits or components, data storage elements, processing components, and/or other features manufactured on semiconductor substrates. Further, the term “semiconductor device or die” can refer to a finished device or to an assembly or other structure at various stages of processing before becoming a finished device. Depending upon the context in which it is used, the term “substrate” can refer to a wafer-level substrate or to a singulated, die-level substrate. Also, a substrate may include a semiconductor wafer, a package support substrate, an interposer, a semiconductor device or die, or the like. A person having ordinary skill in the relevant art will recognize that suitable steps of the methods described herein can be performed at the wafer level or at the die level.
As used herein, the terms “vertical,” “lateral,” “down,” “up,” “upper,” and “lower” can refer to relative directions or positions of features in the semiconductor device assemblies in view of the orientation shown in the Figures. For example, “upper” or “uppermost” can refer to a feature positioned closer to the top of a page than another feature. These terms, however, should be construed broadly to include semiconductor devices having other orientations. A person skilled in the relevant art will also understand that the technology may have additional embodiments, and that the technology may be practiced without several of the details of the embodiments described herein with reference to FIGS. 1A-1D, 2, and 3 .
FIGS. 1A through 1D illustrate a process of thin die release (i.e., releasing thinned semiconductor dies from a mount tape) for semiconductor device assembly (“assemblies”) in accordance with an embodiment of the present technology. As described herein, the thin die release utilizes a process employing a fluid (i.e., a liquid or vapor) to remove a layer (e.g., a sacrificial layer, which may be an adhesive layer in some cases) disposed between the thin die and the mount tape. That is, in contrast to alternative approaches that apply mechanical forces (e.g., with a pointed structure resembling a needle, in some cases) to separate the thin die from an adhesive layer of the mount tape, the thin die release removes (e.g., dissolves, chemically etches) the sacrificial layer using the fluid (e.g., a chemical solution, a solvent and/or water, depending on the materials included in the sacrificial layer) to release the thin die from the mount tape. As such, the thin die may be ejected from the mount tape without mechanical forces exerted to the thin die (e.g., reducing the risk of die cracks), thereby improving yield or reliability performance of the dicing process. Further, the thin die release may improve a throughput time of the dicing process or decrease thicknesses of the thin dies as the heights of the assemblies shrink.
The thin die release may use a perforated mount tape (which may be referred to as a perforated dicing tape) to inject the fluid through the openings in the mount tape such that the fluid may dissolve (or otherwise remove) a portion of the sacrificial layer located between a target semiconductor die to be released and the mount tape. Further, the thin die release may employ an ejection component configured to selectively dispense the fluid to the portion of the sacrificial layer under the target semiconductor die to be released. In some embodiments, an apparatus may include the perforated mount tape and the ejection component. The apparatus may also include a supporting component configured to lift the target semiconductor die after removing the sacrificial layer between the target semiconductor die and the mount tape.
FIG. 1A illustrates a cross-sectional diagram 100 a of a substrate 105 that includes semiconductor dies (e.g., semiconductor dies 110 a through 110 c depicted in FIG. 1C) fabricated on its front side 106. The substrate 105 may have been thinned from its back side on which a sacrificial layer 115 is disposed (e.g., the back side is coated with the sacrificial layer 115). In some embodiments, a thickness of the substrate 105 may be approximately 50 μm or less. The sacrificial layer 115 may include one or more materials configured to dissolve in contact with a fluid (e.g., solvent, water, or both in a liquid phase or in a vapor phase). In some embodiments, the apparatus may include a coating component configured to form the sacrificial layer 115 on the back side of the substrate 105 that includes the target semiconductor die 110 c as depicted in FIG. 1C.
FIG. 1B illustrates a cross-sectional diagram 100 b of the substrate 105 with the sacrificial layer 115 mounted on a sheet of mount tape 120. The substrate 105 may be positioned between film frames 133. The mount tape 120 may include a tape adhesive layer 125 configured to attach to the sacrificial layer 115 and a tape backing 130. Further, the mount tape 120 includes a plurality of openings 140. In some embodiments, the mount tape 120 may include the sacrificial layer 115 (e.g., above the tape adhesive layer 125) such that a thinned substrate (e.g., the substrate 105, without the sacrificial layer 115) may be attached to the sacrificial layer 115 when the thinned substrate is positioned onto the mount tape 120. In such embodiments, the sacrificial layer 115 may be adhesive to a surface with which the sacrificial layer 115 comes in contact (e.g., a back side of the substrate 105).
FIG. 1C illustrates a cross-sectional diagram 100 c of the substrate 105 with the sacrificial layer 115 mounted on the sheet of mount tape 120, after the substrate 105 is diced through dicing lanes 135. In some embodiments, the apparatus may include a dicing component configured to dice the substrate 105 through the dicing lanes 135 of the substrate 105 to singulate the semiconductor dies 110 from the substrate 105 including the target semiconductor die 110 c.
In some embodiments, the dicing component may be configured with a blade to dice the substrate 105 (e.g., blade-dicing). In other embodiments, the dicing component may be configured with a plasma source to perform laser-dicing (which may be referred to as a stealth dicing). In some cases, the sacrificial layer 115 may include materials dissolvable in contact with a solvent when the blade-dicing is used. In other cases, the sacrificial layer 115 may include water-soluble material when the laser-dicing is used. When the substrate 105 is diced, using either the blade-dicing or the laser-dicing, to singulate semiconductor dies 110, debris may be generated on the front side of the substrate 105. In some embodiments, such debris may be collected by a support component (e.g., the support component 150 depicted in the diagram 100 d in FIG. 1D).
In some embodiments, the sacrificial layer 115 may be diced together with the substrate 105 as illustrated in the diagram 100 c. In other embodiments, the sacrificial layer 115 may be diced partially or remain intact (not shown). The diagram 100 c depicts the singulated semiconductor dies 110 (e.g., semiconductor die 110 a, semiconductor die 110 b, semiconductor die 110 c) including a target semiconductor die (e.g., semiconductor die 110 c) to be release from the mount tape 120 (i.e., to be released from the tape adhesive layer 125 of the mount tape 120). Further, the set of openings 140 includes multiple openings (e.g., opening 140 a, opening 140 b, opening 140 c) under each semiconductor die (e.g., the target semiconductor die 110 c). Some openings under each semiconductor die 110 may facilitate a fluid to be injected to access the sacrificial layer 115 (e.g., the fluid entering into the mount tape 120 via the opening 140 b) underneath the semiconductor die 110 while other openings under the semiconductor die 110 may facilitate the fluid to transport the dissolved sacrificial layer (or a by-product of the wet process between the fluid and the sacrificial layer) away from the semiconductor die 110 (e.g., the fluid exiting the mount tape 120 via the opening 140 a and/or the opening 140 c).
Although the diagram 100 c depicts three (or four) openings under each semiconductor die 110, the present technology is not limited thereto. For example, the mount tape may include a greater quantity of openings (e.g., 6, 10, 20, or even more) under each semiconductor die 110 or a lesser quantity of openings (e.g., two (2) openings, one for an inlet and another for an outlet) under each semiconductor die 110. Further, different semiconductor dies 110 of the substrate 105 may correspond to different quantities of openings. In some embodiments, a perforated dicing tape (e.g., a sheet of mount tape 120) may include an overall pattern of the openings that resembles a pattern of semiconductor dies placed on a semiconductor wafer (e.g., a photolithography wafer map). For example, areas with a relatively dense distribution of openings in the perforated dicing tape may correspond to locations of semiconductor dies 110 on the substrate 105. Also, areas with a relatively sparse distribution of openings in the perforated dicing tape may correspond to dicing lanes 135 on the substrate 105. Additionally or alternatively, the openings may include any shape suitable for facilitating a fluid entering and/or exiting the mount tape, such as a circular shape, an elliptic shape, an elongated elliptic shape, a square shape, a rectangular shape, an elongated rectangular shape, or a combination thereof.
FIG. 1D illustrates a cross-sectional diagram 100 d of the substrate 105 diced to have individual semiconductor dies 110 singulated. Individual semiconductor dies 110 are attached to the tape adhesive layer 125 of the mount tape 120 via the sacrificial layer 115, except the target semiconductor die 110 c. The diagram 100 d depicts that a portion of the sacrificial layer 115 under the target semiconductor die 110 c has been removed as described in further details below. The diagram 100 d illustrates an ejection component 160 configured to release one semiconductor die (e.g., semiconductor die 110 a, semiconductor die 110 b, semiconductor die 110 c) at a time. For example, the ejection component 160 is positioned under the target semiconductor die 110 c in FIG. 1D. The ejection component 160 covers the multiple openings under the target semiconductor die 110 c (e.g., openings 140 a through 140 c). Further, the diagram 100 d illustrates a support component 150 configured to buttress (e.g., shore up) the target semiconductor die 110 c from the front side 106 of the target semiconductor die 110 c.
The ejection component 160 may be configured to apply a fluid toward the sacrificial layer disposed at the back side of the target semiconductor die 110 c, and to collect the fluid (and dissolved sacrificial layer) away from the target semiconductor die 110 c. That is, the ejection component 160 may be regarded to create a puddle of the fluid in contact with the sacrificial layer to remove, where the puddle is confined to the perimeter of the target semiconductor die 110 c. In some embodiments, the ejection component 160 may be configured to dispense the fluid at its central portion and to collect the fluid (and dissolved sacrificial layer) at its peripheral (or edge) portion—e.g., center-dispense and edge-vacuum.
In this regard, the ejection component 160 includes an inlet (e.g., inlet 165) at its central portion. The inlet may be configured to supply the fluid toward the back side of the target semiconductor die 110 c via some of the openings the ejection component 160 covers (e.g., opening 140 b). As such, the ejection component 160, by injecting the fluid through the mount tape 120, may remove the sacrificial layer (e.g., the sacrificial layer 115 c depicted in the diagram 100 c) disposed between the back side of the target semiconductor die 110 c and the tape adhesive layer 125 of the mount tape 120. As described above, the sacrificial layer 115 includes one or more materials configured to dissolve in contact with the fluid. Further, the ejection component 160 includes an outlet (e.g., outlet 170) at its peripheral portion such that the ejection component 160 may provide vacuum suction through the outlet. The outlet may be configured to collect, through some of the openings the ejection component 160 covers (e.g., opening 140 a, opening 140 c), by-products (e.g., dissolved sacrificial layer, by-products generated as a result of injecting the fluid toward the sacrificial layer), the fluid, or both. As depicted in the diagram 100 d, the peripheral portion of the ejection component 160 may, at least partially, surround the central portion of the ejection component.
Further, the inlet 165 and the outlets 170 may be interchangeable. That is, in some embodiments, the outlets 170 may be used to supply (e.g., dispense, inject) the fluid toward the back side of the target semiconductor die 110 c while the inlet 165 may be used to collect the by-products and/or the fluid—e.g., edge-dispense and center-vacuum. Additionally or alternatively, the ejection component 160 may be configured to confine the fluid applied toward the back side of the target semiconductor die within a boundary of the ejection component 160 (e.g., boundaries 175) that correlates to a perimeter of the target semiconductor die 110 c. In some embodiments, the ejection component 160 may confine the fluid using the vacuum (e.g., edge-vacuum, center-vacuum) or a sealing at the boundary of the ejection component 160, or both. Additionally or alternatively, the ejection component 160 may push into the tape backing 130 to prevent the fluid from spreading toward other semiconductor dies adjacent to the target semiconductor die 110 c.
The support component 150 provides mechanical support for the target semiconductor die 110 c such that the target semiconductor die 110 c may not fall out from the substrate 105 when the sacrificial layer 115 under the target semiconductor die 110 c is completely removed as a result of applying the fluid to the sacrificial layer 115. In some embodiments, the support component 150 may be configured to provide suction to lift the target semiconductor die from the mount tape 120 when the target semiconductor die 110 c is released from the mount tape 120—e.g., when the portion of sacrificial layer 115 under the target semiconductor die 110 c (e.g., sacrificial layer 115 c) is completely removed such that the target semiconductor die 110 c is no longer attached to the mount tape 120. In some embodiments, the support component 150 may include a chuck having vacuum suction to pick up the target semiconductor die. In other embodiments, the support component 150 may include an electrostatic chuck (ESC) to pick up the target semiconductor die. In some embodiments, the support component 150 may be further configured to collect debris from the front side of the target semiconductor die 110 c, where the debris may be generated as a result of the substrate 105 being diced to singulate the target semiconductor die 110 c as described with reference to FIG. 1C. Once the target semiconductor die 110 c is released from the mount tape 120 and picked up by the support component 150, the target semiconductor die 110 c may be dried with a nozzle configured to apply nitrogen (N2) gas or air.
FIG. 2 is a flowchart 200 illustrating a method of releasing thinned semiconductor dies for a semiconductor device assembly in accordance with an embodiment of the present technology. The flowchart 200 may include aspects of methods as described with reference to FIGS. 1A through 1D.
The method includes thinning a substrate from a back side thereof, the substrate including a plurality of semiconductor dies formed on a front side of the substrate (box 210). The method further includes attaching a sheet of mount tape on the back side of the substrate that has been thinned, the sheet of mount tape including a plurality of openings configured to facilitate a fluid accessing the back side of the substrate (box 215). The method further includes dicing the substrate to singulate individual semiconductor dies of the plurality of semiconductor dies such that each individual semiconductor die is attached to the sheet of mount tape (box 220). The method further includes releasing a target semiconductor die of the plurality of semiconductor dies from the sheet of mount tape (box 225).
In some embodiments, the plurality of openings includes multiple openings under each semiconductor die of the plurality of semiconductor dies. In some embodiments, the method may further include applying the fluid to the back side of the substrate through multiple openings of the plurality of openings under the target semiconductor die, where the fluid is configured to dissolve a sacrificial layer disposed at the back side of the substrate, and where releasing the target semiconductor die is based at least in part on applying the fluid. In some embodiments, the fluid includes a solvent, water, or both in a liquid phase or in a vapor phase.
In some embodiments, the method may further include confining the fluid applied to the back side of the substrate within a boundary that correlates to a perimeter of the target semiconductor die. In some embodiments, the method may further include collecting, from the back side of the substrate, by-products generated as a result of applying the fluid to the back side of the substrate, the fluid, or both. In some embodiments, the method may further include attaching a support component to the target semiconductor die before releasing the target semiconductor die from the sheet of mount tape. In some embodiments, the method may further include forming, after thinning the substrate, a sacrificial layer on the back side of the substrate, the sacrificial layer including one or more materials configured to dissolve in contact with the fluid. In some embodiments, the sheet of mount tape includes a sacrificial layer configured to attach to the back side of the substrate, where the sacrificial layer includes one or more materials configured to dissolve in contact with the fluid.
FIG. 3 is a flowchart 300 illustrating a method of releasing thinned semiconductor dies for a semiconductor device assembly in accordance with an embodiment of the present technology. The flowchart 300 may include aspects of methods as described with reference to FIGS. 1A through 1D.
The method includes forming a sacrificial layer on a back side of a substrate including a target semiconductor die, the sacrificial layer including one or more materials configured to dissolve in contact with a fluid of a solvent, water, or both (box 310). The method further includes attaching an adhesive mount tape to the sacrificial layer, the adhesive mount tape including a plurality of openings configured to facilitate the fluid accessing the sacrificial layer (box 315). The method further includes dicing, from a front side of the substrate, the substrate to singulate the target semiconductor die that is attached to the adhesive mount tape via the sacrificial layer (box 320). The method further includes releasing the target semiconductor die from the adhesive mount tape when the sacrificial layer is removed (box 325).
In some embodiments, the method may further include applying the fluid to the sacrificial layer through a subset of openings of the plurality, the subset of openings located under the target semiconductor die. In some embodiments, the method may further include restricting the fluid applied to the sacrificial layer from spreading beyond a boundary that correlates to a perimeter of the target semiconductor die. In some embodiments, the method may further include collecting the fluid and the sacrificial layer dissolved in contact with the fluid, through the subset of openings. In some embodiments, the method may further include providing, from the front side of the substrate, a support component to buttress the target semiconductor die before releasing the target semiconductor die, the support component configured to provide vacuum suction to the target semiconductor die. In some embodiments, the method may further include lifting, using the support component, the target semiconductor die when the target semiconductor die is released from the adhesive mount tape as a result of applying the fluid to the sacrificial layer.
It should be noted that the methods described above describe possible implementations, and that the operations and the steps may be rearranged or otherwise modified and that other implementations are possible. Furthermore, embodiments from two or more of the methods may be combined.
From the foregoing, it will be appreciated that specific embodiments of the technology have been described herein for purposes of illustration, but that various modifications may be made without deviating from the disclosure. For example, although the diagram 100 d illustrates the ejection component 160 configured to release one semiconductor die at a time (and the corresponding support component 150 that supports one semiconductor die), the present technology is not limited thereto. That is, two or more ejection components 160 may be combined to release two or more semiconductor dies at a time, in conjunction with two or more support components 150. Further, the two or more semiconductor dies may be adjacent to each other or separated from each other.
In addition, while in the illustrated embodiments certain features or components have been shown as having certain arrangements or configurations, other arrangements and configurations are possible. For example, although the diagram 100 d depicts the ejection component 160 with one inlet and two outlets, the present technology is not limited thereto. That is, the ejection component 160 may be configured to include more than one inlet and/or any quantity of outlets. Further, the ejection component 160 may be modified to include a different relative positioning of the inlet and the outlet than the embodiment depicted in the diagram 100 d without losing its purposes and/or functions within the scope of the present technology. In addition, certain aspects of the present technology described in the context of particular embodiments may also be combined or eliminated in other embodiments.
The devices discussed herein, including a semiconductor device, may be formed on a semiconductor substrate or die, such as silicon, germanium, silicon-germanium alloy, gallium arsenide, gallium nitride, etc. In some cases, the substrate is a semiconductor wafer. In other cases, the substrate may be a silicon-on-insulator (SOI) substrate, such as silicon-on-glass (SOG) or silicon-on-sapphire (SOP), or epitaxial layers of semiconductor materials on another substrate. The conductivity of the substrate, or sub-regions of the substrate, may be controlled through doping using various chemical species including, but not limited to, phosphorous, boron, or arsenic. Doping may be performed during the initial formation or growth of the substrate, by ion-implantation, or by any other doping means.
As used herein, including in the claims, “or” as used in a list of items (for example, a list of items prefaced by a phrase such as “at least one of” or “one or more of”) indicates an inclusive list such that, for example, a list of at least one of A, B, or C means A or B or C or AB or AC or BC or ABC (i.e., A and B and C). Also, as used herein, the phrase “based on” shall not be construed as a reference to a closed set of conditions. For example, an exemplary step that is described as “based on condition A” may be based on both a condition A and a condition B without departing from the scope of the present disclosure. In other words, as used herein, the phrase “based on” shall be construed in the same manner as the phrase “based at least in part on.”
From the foregoing, it will be appreciated that specific embodiments of the invention have been described herein for purposes of illustration, but that various modifications may be made without deviating from the scope of the invention. Rather, in the foregoing description, numerous specific details are discussed to provide a thorough and enabling description for embodiments of the present technology. One skilled in the relevant art, however, will recognize that the disclosure can be practiced without one or more of the specific details. In other instances, well-known structures or operations often associated with memory systems and devices are not shown, or are not described in detail, to avoid obscuring other aspects of the technology. In general, it should be understood that various other devices, systems, and methods in addition to those specific embodiments disclosed herein may be within the scope of the present technology.

Claims (6)

What is claimed is:
1. An apparatus comprising:
a sheet of mount tape including a set of openings; and
an ejection component configured to release a target semiconductor die of a plurality of semiconductor dies singulated from a wafer and adhered at a back side to an adhesive layer of the sheet of mount tape, the ejection component comprising:
an inlet covering a first subset of openings of the set and configured to apply, through the first subset of openings, a fluid toward the back side of the target semiconductor die effective to remove a sacrificial layer disposed between the back side of the target semiconductor die and the adhesive layer of the sheet of mount tape and thereby release the target semiconductor die from the sheet of mount tape; and
an outlet covering a second subset of openings of the set and configured to provide vacuum suction to collect, through the second subset of openings, by-products generated as a result of applying the fluid toward the back side of the target semiconductor die, the fluid, or both.
2. The apparatus of claim 1, wherein:
the ejection component further comprises a boundary that correlates to a width of the target semiconductor die; and
the ejection component is further configured to:
confine the fluid applied toward the back side of the target semiconductor die within the boundary.
3. The apparatus of claim 1, wherein the ejection component further comprises:
a central portion having the inlet; and
a peripheral portion having the outlet wherein the peripheral portion at least partially surrounds the central portion.
4. The apparatus of claim 1, further comprising:
a support component configured to buttress the target semiconductor die from a front side of the target semiconductor die.
5. The apparatus of claim 4, wherein the support component is further configured to provide suction to lift the target semiconductor die from the sheet of mount tape when the target semiconductor die is released from the sheet of mount tape.
6. The apparatus of claim 4, wherein the support component is further configured to collect debris from the front side of the target semiconductor die, the debris generated as a result of the substrate being diced to singulate the target semiconductor die.
US16/713,309 2019-12-13 2019-12-13 Thin die release for semiconductor device assembly Active 2041-08-12 US11791212B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US16/713,309 US11791212B2 (en) 2019-12-13 2019-12-13 Thin die release for semiconductor device assembly
CN202011456023.5A CN112992782B (en) 2019-12-13 2020-12-10 Die release of semiconductor device assemblies
US18/243,664 US12512368B2 (en) 2023-09-08 Thin die release for semiconductor device assembly

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US16/713,309 US11791212B2 (en) 2019-12-13 2019-12-13 Thin die release for semiconductor device assembly

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US18/243,664 Division US12512368B2 (en) 2023-09-08 Thin die release for semiconductor device assembly

Publications (2)

Publication Number Publication Date
US20210183702A1 US20210183702A1 (en) 2021-06-17
US11791212B2 true US11791212B2 (en) 2023-10-17

Family

ID=76320666

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/713,309 Active 2041-08-12 US11791212B2 (en) 2019-12-13 2019-12-13 Thin die release for semiconductor device assembly

Country Status (2)

Country Link
US (1) US11791212B2 (en)
CN (1) CN112992782B (en)

Citations (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010005043A1 (en) * 1999-12-24 2001-06-28 Masaki Nakanishi Semiconductor device and a method of manufacturing the same
US20010055928A1 (en) * 2000-03-30 2001-12-27 Walter Eevers Water-permeable adhesive tape
US20020025687A1 (en) * 1997-08-20 2002-02-28 Zahorik Russell C. Method and apparatus for selective removal of material from wafer alignment marks
US20020125212A1 (en) * 1997-09-24 2002-09-12 Interuniversitair Micro-Elektronica Centrum, Vzw Method and apparatus for localized liquid treatment of the surface of a substrate
US20040188861A1 (en) * 2003-03-27 2004-09-30 Sharp Kabushiki Kaisha Fabrication method of semiconductor device
US20050095100A1 (en) * 2002-11-11 2005-05-05 Cheol-Joon Yoo Method and apparatus for picking up a semiconductor chip, method and apparatus for removing a semiconductor chip from a dicing tape, and a method of forming a perforated dicing tape
US20050145265A1 (en) * 2002-09-30 2005-07-07 Lam Research Corp. Method and apparatus for processing wafer surfaces using thin, high velocity fluid layer
US20050148197A1 (en) * 2002-09-30 2005-07-07 Lam Research Corp. Substrate proximity processing structures and methods for using and making the same
US20050170612A1 (en) * 2003-12-01 2005-08-04 Tokyo Ohka Kogyo Co., Ltd. Substrate attaching method
US20050173064A1 (en) * 2003-12-01 2005-08-11 Tokyo Ohka Kogyo Co., Ltd. Substrate supporting plate and stripping method for supporting plate
US7003899B1 (en) * 2004-09-30 2006-02-28 Lam Research Corporation System and method for modulating flow through multiple ports in a proximity head
US7093375B2 (en) * 2002-09-30 2006-08-22 Lam Research Corporation Apparatus and method for utilizing a meniscus in substrate processing
US20070054470A1 (en) * 2005-09-08 2007-03-08 Tokyo Ohka Kogyo Co., Ltd. Method for thinning substrate and method for manufacturing circuit device
US20070062644A1 (en) * 2005-08-31 2007-03-22 Tokyo Ohka Kogyo Co., Ltd. Supporting plate, apparatus, and method for stripping supporting plate
US20070125751A1 (en) * 2005-12-06 2007-06-07 Tokyo Ohka Kogyo Co., Ltd. Stripping device and stripping apparatus
US20080079125A1 (en) * 2006-09-29 2008-04-03 Daoqiang Lu Microelectronic die assembly having thermally conductive element at a backside thereof and method of making same
US20090056767A1 (en) * 2007-08-30 2009-03-05 Tokyo Ohka Kogyo Co., Ltd. Surface treatment apparatus
US7632376B1 (en) * 2002-09-30 2009-12-15 Lam Research Corporation Method and apparatus for atomic layer deposition (ALD) in a proximity system
US20100024853A1 (en) * 2007-01-19 2010-02-04 Akihiko Nakamura Liquid solvent abutment unit
US20100037916A1 (en) * 2006-11-30 2010-02-18 Yasumasa Iwata Treatment device, treatment method, and surface treatment jig
US20100044873A1 (en) * 2007-03-14 2010-02-25 Sanyo Electric Co., Ltd Semiconductor device and method of manufacturing the same
US7727615B2 (en) * 2004-06-14 2010-06-01 Lintec Corporation Pressure-sensitive adhesive sheet
US20100288311A1 (en) * 2009-05-13 2010-11-18 Lam Research Corporation Multi-Stage Substrate Cleaning Method and Apparatus
US20110217814A1 (en) * 2008-10-23 2011-09-08 Freescale Semiconductor, Inc. Method for singulating electronic components from a substrate
US20110297190A1 (en) * 2010-06-04 2011-12-08 Atsushi Miyanari Method for processing process-target object
US8384231B2 (en) * 2010-01-18 2013-02-26 Semiconductor Components Industries, Llc Method of forming a semiconductor die
US8464736B1 (en) * 2007-03-30 2013-06-18 Lam Research Corporation Reclaim chemistry
US20140217556A1 (en) * 2013-02-04 2014-08-07 Avago Technologies General Ip (Singapore) Pte. Ltd. Methods for dicing a compound semiconductor wafer, and diced wafers and die obtained thereby

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7846776B2 (en) * 2006-08-17 2010-12-07 Micron Technology, Inc. Methods for releasably attaching sacrificial support members to microfeature workpieces and microfeature devices formed using such methods

Patent Citations (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020025687A1 (en) * 1997-08-20 2002-02-28 Zahorik Russell C. Method and apparatus for selective removal of material from wafer alignment marks
US20020125212A1 (en) * 1997-09-24 2002-09-12 Interuniversitair Micro-Elektronica Centrum, Vzw Method and apparatus for localized liquid treatment of the surface of a substrate
US20010005043A1 (en) * 1999-12-24 2001-06-28 Masaki Nakanishi Semiconductor device and a method of manufacturing the same
US20010055928A1 (en) * 2000-03-30 2001-12-27 Walter Eevers Water-permeable adhesive tape
US7632376B1 (en) * 2002-09-30 2009-12-15 Lam Research Corporation Method and apparatus for atomic layer deposition (ALD) in a proximity system
US20050145265A1 (en) * 2002-09-30 2005-07-07 Lam Research Corp. Method and apparatus for processing wafer surfaces using thin, high velocity fluid layer
US20050148197A1 (en) * 2002-09-30 2005-07-07 Lam Research Corp. Substrate proximity processing structures and methods for using and making the same
US7093375B2 (en) * 2002-09-30 2006-08-22 Lam Research Corporation Apparatus and method for utilizing a meniscus in substrate processing
US20050095100A1 (en) * 2002-11-11 2005-05-05 Cheol-Joon Yoo Method and apparatus for picking up a semiconductor chip, method and apparatus for removing a semiconductor chip from a dicing tape, and a method of forming a perforated dicing tape
US20040188861A1 (en) * 2003-03-27 2004-09-30 Sharp Kabushiki Kaisha Fabrication method of semiconductor device
US20050170612A1 (en) * 2003-12-01 2005-08-04 Tokyo Ohka Kogyo Co., Ltd. Substrate attaching method
US20050173064A1 (en) * 2003-12-01 2005-08-11 Tokyo Ohka Kogyo Co., Ltd. Substrate supporting plate and stripping method for supporting plate
US7727615B2 (en) * 2004-06-14 2010-06-01 Lintec Corporation Pressure-sensitive adhesive sheet
US7003899B1 (en) * 2004-09-30 2006-02-28 Lam Research Corporation System and method for modulating flow through multiple ports in a proximity head
US20070062644A1 (en) * 2005-08-31 2007-03-22 Tokyo Ohka Kogyo Co., Ltd. Supporting plate, apparatus, and method for stripping supporting plate
US20070054470A1 (en) * 2005-09-08 2007-03-08 Tokyo Ohka Kogyo Co., Ltd. Method for thinning substrate and method for manufacturing circuit device
US20070125751A1 (en) * 2005-12-06 2007-06-07 Tokyo Ohka Kogyo Co., Ltd. Stripping device and stripping apparatus
US20080079125A1 (en) * 2006-09-29 2008-04-03 Daoqiang Lu Microelectronic die assembly having thermally conductive element at a backside thereof and method of making same
US20100037916A1 (en) * 2006-11-30 2010-02-18 Yasumasa Iwata Treatment device, treatment method, and surface treatment jig
US20100024853A1 (en) * 2007-01-19 2010-02-04 Akihiko Nakamura Liquid solvent abutment unit
US20100044873A1 (en) * 2007-03-14 2010-02-25 Sanyo Electric Co., Ltd Semiconductor device and method of manufacturing the same
US8464736B1 (en) * 2007-03-30 2013-06-18 Lam Research Corporation Reclaim chemistry
US20090056767A1 (en) * 2007-08-30 2009-03-05 Tokyo Ohka Kogyo Co., Ltd. Surface treatment apparatus
US20110217814A1 (en) * 2008-10-23 2011-09-08 Freescale Semiconductor, Inc. Method for singulating electronic components from a substrate
US20100288311A1 (en) * 2009-05-13 2010-11-18 Lam Research Corporation Multi-Stage Substrate Cleaning Method and Apparatus
US8384231B2 (en) * 2010-01-18 2013-02-26 Semiconductor Components Industries, Llc Method of forming a semiconductor die
US20110297190A1 (en) * 2010-06-04 2011-12-08 Atsushi Miyanari Method for processing process-target object
US20140217556A1 (en) * 2013-02-04 2014-08-07 Avago Technologies General Ip (Singapore) Pte. Ltd. Methods for dicing a compound semiconductor wafer, and diced wafers and die obtained thereby

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Matthews Annotated Patent Digest. Chapter 4. Using a Term's "Ordinary" Meaning in Claim Construction. § 4:202. "Work-pieces" (2023). (Year: 2023). *

Also Published As

Publication number Publication date
CN112992782B (en) 2025-08-05
US20210183702A1 (en) 2021-06-17
CN112992782A (en) 2021-06-18
US20230420300A1 (en) 2023-12-28

Similar Documents

Publication Publication Date Title
US8324081B2 (en) Wafer level surface passivation of stackable integrated circuit chips
CN105514038B (en) Method for cutting semiconductor wafer
US6908565B2 (en) Etch thinning techniques for wafer-to-wafer vertical stacks
US20220285566A1 (en) Semiconductor package and forming method thereof
US20240006223A1 (en) Method for semiconductor die edge protection and semiconductor die separation
US12211798B1 (en) Substrate-free semiconductor device assemblies with multiple semiconductor devices and methods for making the same
US11562922B2 (en) Semiconductor device release during pick and place operations, and associated systems and methods
US9837366B1 (en) Semicondcutor structure and semiconductor manufacturing process thereof
US12512368B2 (en) Thin die release for semiconductor device assembly
US20230420300A1 (en) Thin die release for semiconductor device assembly
US11955345B2 (en) Encapsulation warpage reduction for semiconductor die assemblies and associated methods and systems
US20230139914A1 (en) Semiconductor device assemblies including monolithic silicon structures for thermal dissipation and methods of making the same
US12512332B2 (en) Encapsulation warpage reduction for semiconductor die assemblies and associated methods and systems
US20230268334A1 (en) Separation method and assembly for chip-on-wafer processing
US20240222184A1 (en) Semiconductor substrate with a sacrificial annulus
US20250266261A1 (en) Methods of forming semiconductor wafers with backside stop pins, and assemblies resulting from such methods
US20250048714A1 (en) Wafer-level die singulation using buried sacrificial structure
US20140199810A1 (en) Methods for Forming Semiconductor Devices Using Sacrificial Layers
Li et al. Active Device Performance after Fan-out Wafer-level Packaging Process

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BAYLESS, ANDREW M.;WIRZ, BRANDON P.;SIGNING DATES FROM 20191212 TO 20191213;REEL/FRAME:051274/0363

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE