[go: up one dir, main page]

TWI813954B - Disposing protective cover film and underfill layer over singulated integrated circuit dice for protection during integrated circuit processing - Google Patents

Disposing protective cover film and underfill layer over singulated integrated circuit dice for protection during integrated circuit processing Download PDF

Info

Publication number
TWI813954B
TWI813954B TW110106889A TW110106889A TWI813954B TW I813954 B TWI813954 B TW I813954B TW 110106889 A TW110106889 A TW 110106889A TW 110106889 A TW110106889 A TW 110106889A TW I813954 B TWI813954 B TW I813954B
Authority
TW
Taiwan
Prior art keywords
protective cover
cover film
dies
diced
underfill layer
Prior art date
Application number
TW110106889A
Other languages
Chinese (zh)
Other versions
TW202201477A (en
Inventor
安卓 M 貝樂司
布蘭登 P 沃茲
Original Assignee
美商美光科技公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US16/994,941 external-priority patent/US11784092B2/en
Application filed by 美商美光科技公司 filed Critical 美商美光科技公司
Publication of TW202201477A publication Critical patent/TW202201477A/en
Application granted granted Critical
Publication of TWI813954B publication Critical patent/TWI813954B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Dicing (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

Singulated integrated circuit (IC) dice are provided. The singulated IC dice are positioned on dicing tape to provide open space between sides of adjacent singulated IC dice. An underfill layer and a protective cover film is disposed above the singulated IC dice and the open space between the sides of the adjacent singulated IC dice. The underfill layer and the protective cover film include one or more photodefinable materials. An exposure operation is performed to produce a pattern on the underfill layer and the protective cover film. Based on the pattern, the underfill layer and the protective cover film is removed at areas above the open space between the sides of the adjacent singulated IC dice to create portions of the underfill layer and portions of the protective cover film that are disposed above the singulated IC dice.

Description

在積體電路處理期間將保護覆蓋薄膜及底部填充層配置於經切割之積體電路晶粒上以進行保護A protective cover film and an underfill layer are placed on the diced IC die for protection during IC processing

本發明之實施例大體上係關於半導體製造,且更具體言之,係關於使用保護覆蓋薄膜來在積體電路處理期間進行底部填充保護。Embodiments of the present invention relate generally to semiconductor manufacturing, and more specifically, to the use of protective cover films for underfill protection during integrated circuit processing.

積體電路(IC)晶粒堆疊可包括以下過程:將多個晶粒彼此上下安裝,其中堆疊之晶粒最終封裝在單個半導體封裝中以形成離散電子器件。堆疊式IC晶粒之採用繼續增加,以努力減少整個電氣器件佔據面積並改良電氣器件之電氣效能。Integrated circuit (IC) die stacking may include the process of mounting multiple dies on top of each other, where the stacked dies are ultimately packaged in a single semiconductor package to form a discrete electronic device. The use of stacked IC dies continues to increase in an effort to reduce the area occupied by the entire electrical device and improve the electrical performance of the electrical device.

在一實施例中,一種方法包含:在載體之切塊帶上提供經切割之積體電路(IC)晶粒,其中經切割之IC晶粒定位在切塊帶上,以在相鄰的經切割之IC晶粒之側之間提供開放空間;在經切割之IC晶粒及相鄰的經切割之IC晶粒之側之間的開放空間上面配置底部填充層及保護覆蓋薄膜,其中保護覆蓋薄膜定位在底部填充層上面,其中底部填充層及保護覆蓋薄膜包含一或多個可光界定材料;執行曝光操作以在底部填充層及保護覆蓋薄膜上產生圖案;及基於圖案,在相鄰的經切割之IC晶粒之側之間的開放空間上面之區域處移除底部填充層及保護覆蓋薄膜,以形成配置在經切割之IC晶粒上面的底部填充層之部分及保護覆蓋薄膜之部分。In one embodiment, a method includes providing diced integrated circuit (IC) dies on a dicing tape of a carrier, wherein the diced IC dies are positioned on the dicing tape to overlap adjacent dicing tapes. An open space is provided between the sides of the cut IC die; an underfill layer and a protective cover film are disposed on the open space between the cut IC die and the adjacent cut IC die, wherein the protective cover film The film is positioned over the underfill layer, wherein the underfill layer and protective cover film include one or more photodefinable materials; an exposure operation is performed to create a pattern on the underfill layer and protective cover film; and based on the pattern, adjacent The underfill layer and the protective cover film are removed from the area above the open space between the sides of the diced IC die to form a portion of the underfill layer and a portion of the protective cover film disposed over the diced IC die. .

在另一實施例中,一種裝置包含:載體;經切割之積體電路(IC)晶粒,其定位在載體上面,其中經切割之IC晶粒定位在載體上,以在相鄰的經切割之IC晶粒之側之間提供開放空間;及底部填充層,其位於經切割之IC晶粒上面;及保護覆蓋薄膜,其位於底部填充層上面,其中保護覆蓋薄膜使用黏合接合而耦接至底部填充層。In another embodiment, a device includes: a carrier; and diced integrated circuit (IC) dies positioned on the carrier, wherein the diced IC dies are positioned on the carrier to be adjacent to the diced IC dies. providing open space between the sides of the IC die; and an underfill layer located over the diced IC die; and a protective cover film located over the underfill layer, wherein the protective cover film is coupled to the IC die using an adhesive bond Bottom fill layer.

在另一實施例中,一種方法包含:提供包含積體電路(IC)晶粒之器件晶圓;在器件晶圓上面配置底部填充層及保護覆蓋薄膜,其中保護覆蓋薄膜在底部填充層上面並耦接至底部填充層;及由處理器件將IC晶粒自器件晶圓切塊,以形成經切割之IC晶粒,其中經切割之IC晶粒包含配置在經切割之IC晶粒上面的底部填充層之部分及保護覆蓋薄膜之部分。In another embodiment, a method includes: providing a device wafer including integrated circuit (IC) dies; disposing an underfill layer and a protective cover film on the device wafer, wherein the protective cover film is on the underfill layer and coupled to the underfill layer; and dicing the IC die from the device wafer by the processing device to form a diced IC die, wherein the diced IC die includes a bottom disposed above the diced IC die Part of the filling layer and part of the protective covering film.

晶粒堆疊包括用IC晶粒製作一或多個晶圓。可將晶圓置放在載體上並經切塊以形成經切割之IC晶粒。挑選經切割之IC晶粒並進行分類,以找到起作用的「好」晶粒,並移除不起作用的「壞」晶粒。起作用的經切割之IC晶粒可在經切割之IC晶粒之表面上面具有底部填充層。底部填充層可包括介電材料。當兩個起作用的IC晶粒堆疊以形成堆疊器件時,底部填充層可夾在兩個堆疊晶粒之間。底部填充層可有助於將兩個堆疊晶粒進行電絕緣,以及輔助於焊接及接合堆疊IC晶粒。Die stacking involves making one or more wafers from IC dies. The wafer can be placed on a carrier and diced to form diced IC dies. Sliced IC dies are selected and sorted to find the "good" dies that are functional and to remove the "bad" dies that are not functional. The functional diced IC die may have an underfill layer on top of the surface of the diced IC die. The underfill layer may include dielectric material. When two functional IC dies are stacked to form a stacked device, an underfill layer may be sandwiched between the two stacked dies. The underfill layer can help electrically insulate the two stacked dies, as well as assist in soldering and bonding the stacked IC dies.

在一些習知的製作系統中,可將晶圓級底部填充物施加至晶圓上。當將晶圓切塊以形成經切割之IC晶粒時,切塊操作產生之污染物可落至底部填充層上。另外,在一些情況下,當自載體挑選經切割之IC晶粒時,其他污染物可落在仍位於載體上之經切割之IC晶粒之底部填充層上。底部填充層上之污染物可致使經切割之IC晶粒及所得堆疊器件具有電氣及機械缺陷,此可能會降低良率。In some conventional fabrication systems, wafer-level underfill may be applied to the wafer. When the wafer is diced to form diced IC dies, contaminants generated by the dicing operation can fall onto the underfill layer. Additionally, in some cases, when the diced IC die is picked from the carrier, other contaminants can land on the underfill layer of the diced IC die while still on the carrier. Contaminants on the underfill layer can cause electrical and mechanical defects in the diced IC die and the resulting stacked devices, which may reduce yield.

本發明之態樣藉由在器件晶圓上面配置底部填充層及保護覆蓋薄膜來解決上述及其他缺陷。保護覆蓋薄膜可位於底部填充層上面。在對器件晶圓切塊期間,保護覆蓋薄膜可留在器件晶圓上,並保護下伏底部填充層免受污染。Aspects of the present invention address these and other deficiencies by disposing an underfill layer and a protective cover film on the device wafer. A protective cover film may be positioned over the underfill layer. The protective cover film can remain on the device wafer during dicing and protect the underlying underfill layer from contamination.

在一些實施例中,在自載體移除經切割之IC晶粒之前,可選擇性地移除經切割之IC晶粒上面之底部填充層。載體上之剩餘的經切割之IC晶粒中之一或多者可保留保護覆蓋薄膜之其各別部分。當自載體移除所選擇的經切割之IC晶粒時,位於器件晶圓上之經切割之IC晶粒上之保護覆蓋薄膜可有助於載體上之經切割之IC晶粒(及底部填充層)免受污染。In some embodiments, the underfill layer over the diced IC die may be selectively removed prior to removing the diced IC die from the carrier. One or more of the remaining diced IC dies on the carrier may retain their respective portions of the protective cover film. When the selected diced IC dies are removed from the carrier, a protective cover film on the diced IC dies on the device wafer may assist in removing the diced IC dies on the carrier (and the underfill layer) from contamination.

在一些實施方案中,保護覆蓋薄膜可為使用黏合接合而黏合至底部填充層之頂部表面之材料。例如,保護覆蓋薄膜可為使用黏合劑耦接至底部填充層之聚合物。保護覆蓋薄膜可具有小於底部填充層與器件晶圓之間的黏合強度之黏合強度,以及小於經切割之IC晶粒之底部表面與載片之切塊帶之間的黏合強度之黏合強度,使得當移除保護覆蓋薄膜時,底部填充層保留在經切割之IC晶粒上,且經切割之IC晶粒保留黏合至載體上。In some embodiments, the protective cover film may be a material bonded to the top surface of the underfill layer using an adhesive bond. For example, the protective cover film may be a polymer coupled to the underfill layer using an adhesive. The protective cover film may have an adhesive strength that is less than the adhesive strength between the underfill layer and the device wafer, and less than the adhesive strength between the bottom surface of the diced IC die and the dicing tape of the carrier, such that When the protective cover film is removed, the underfill layer remains on the diced IC die, and the diced IC die remains bonded to the carrier.

在說明性實施例中,底部填充層可包括非導電薄膜(NCF)。NCF可包括固體材料,例如聚合物,其被施配為固體薄片。在一些情況下,保護覆蓋薄膜及NCF兩者被預先黏合併被施配為單個薄片。可使用熱或壓力中之一或多者將包括保護覆蓋薄膜及NCF兩者之薄片層壓在晶圓上面。當將器件晶圓切塊時,保護覆蓋薄膜及NCF保留在器件晶圓及所得的經切割之IC晶粒上。關於經切割之IC晶粒,可在製作過程期間之任何期望時間使用大於保護覆蓋薄膜與NCF之間的黏合接合之力自下伏NCF移除(例如,剝離)保護覆蓋薄膜。In illustrative embodiments, the underfill layer may include a non-conductive film (NCF). NCF can include solid materials, such as polymers, that are dispensed as solid flakes. In some cases, both the protective cover film and the NCF are pre-bonded and dispensed as a single sheet. A sheet including both the protective cover film and the NCF may be laminated on top of the wafer using one or more of heat or pressure. When the device wafer is diced, the protective cover film and NCF remain on the device wafer and the resulting diced IC die. With regard to the diced IC die, the protective cover film can be removed (eg, peeled off) from the underlying NCF at any desired time during the fabrication process using a force greater than the adhesive bond between the protective cover film and the NCF.

本發明之其他態樣藉由將器件晶圓之IC晶粒分離成經切割之IC晶粒來解決上述及其他缺陷。在一些實施例中,可使用清潔操作移除與將IC晶粒自器件晶圓分離相關聯之鬆散顆粒。經切割之IC晶粒設置在載體之切塊帶上。經切割之IC晶粒定位在切塊帶上,以在相鄰的經切割之IC晶粒之側之間提供開放空間(例如,深蝕道)。底部填充層及保護覆蓋薄膜配置在經切割之IC晶粒上面以及相鄰的經切割之IC晶粒之側之間的開放空間。底部填充層或保護覆蓋薄膜中之一或多者包括可光界定材料。執行曝光操作以在底部填充層與保護覆蓋薄膜上產生圖案。基於圖案,在相鄰的經切割之IC晶粒之側之間的開放空間上面之區域移除底部填充層及保護覆蓋薄膜,以形成配置在經切割之IC晶粒上面的底部填充層之部分及保護覆蓋薄膜之部分。由於在配置底部填充層之前對器件晶圓進行切塊及清潔,因此底部填充層曝露於較少的污染物。此外,底部填充層之部分上方的保護覆蓋薄膜之切割(例如,部分)可進一步保護底部填充層免受IC處理期間產生之污染物的影響。Other aspects of the present invention address these and other deficiencies by separating the IC dies of the device wafer into diced IC dies. In some embodiments, cleaning operations may be used to remove loose particles associated with separating IC dies from device wafers. The cut IC die is placed on the dicing belt of the carrier. The diced IC dies are positioned on the dicing tape to provide open spaces (eg, etch channels) between the sides of adjacent diced IC dies. An underfill layer and a protective cover film are disposed above the diced IC die and in the open space between the sides of adjacent diced IC dies. One or more of the underfill layer or protective cover film includes a photodefinable material. An exposure operation is performed to create a pattern on the underfill layer and protective cover film. Based on the pattern, the underfill layer and the protective cover film are removed from the area above the open space between the sides of adjacent diced IC dies to form portions of the underfill layer disposed over the diced IC dies. And protect the part covered with film. Because the device wafer is diced and cleaned before the underfill layer is deployed, the underfill layer is exposed to less contaminants. Additionally, cutting (eg, portions) of the protective cover film over portions of the underfill layer may further protect the underfill layer from contaminants generated during IC processing.

鑒於其他IC處理技術,本發明之優點包括但不限於經改良IC晶粒良率及經改良堆疊器件良率。特定而言,本發明之態樣在積體電路製作過程期間減少底部填充層上之污染物,此可導致經改良良率。In view of other IC processing technologies, advantages of the present invention include, but are not limited to, improved IC die yield and improved stacked device yield. In particular, aspects of the invention reduce contaminants on the underfill layer during the integrated circuit fabrication process, which may result in improved yield.

應注意,出於說明而非限制之目的,下文 1 6 及至 9 13B 經描述為裝置(例如,器件晶圓)及一系列操作。應注意,在一些實施例中,可執行一些、所有、更多或不同的操作。可注意到,在一些實施例中,一些操作可以不同次序執行或根本不執行。 It should be noted that for purposes of illustration and not limitation, Figures 1-6 and 9-13B below are described as a device ( eg, a device wafer) and a series of operations. It should be noted that in some embodiments, some, all, more, or different operations may be performed. It may be noted that in some embodiments, some operations may be performed in a different order or not at all.

1 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓,該製造過程包括用於在載體上提供器件晶圓之第一操作。 Figure 1 illustrates a device wafer used in a manufacturing process including a first operation for providing the device wafer on a carrier, in accordance with some embodiments of the invention.

1 之圖解100繪示定向在載體112 (在本文中亦被稱為「晶圓載體」)上面之器件晶圓110。在一些實施例中,器件晶圓110可係指在例如半導體製作過程之製作過程期間已用電路圖案化之經圖案化晶圓。器件晶圓110可具有已製作在器件晶圓110上之多個積體電路(IC)。可將積體電路與器件晶圓110分離(例如,切塊)以形成多個經切割之IC晶粒。在一些實施例中,載體112可係指支撐器件晶圓110之平台。例如,載體112可用於幫助處置器件晶圓110或將器件晶圓110自一件製作設備運送至另一件製作設備。在另一實例中,載體112可用於幫助儲存相關聯器件晶圓110。在說明性實例中,載體112可包括框架108 (在本文中亦被稱為「晶圓框架環」)及切塊帶106。框架108可由例如金屬或金屬合金之剛性材料形成。切塊帶106可為固持器件晶圓110之材料,且可在切塊操作期間用於固持器件晶圓110及所得切割IC晶圓,以將經切割之IC晶粒與器件晶圓110分離。在切塊帶之頂側上之黏合劑可將器件晶圓110 (或經切割之晶粒)固持在適當的位置。切塊帶106可由許多材料製成,例如,聚烯烴,聚乙烯或聚氯乙烯(PVC)。Diagram 100 of FIG. 1 shows device wafer 110 oriented above carrier 112 (also referred to herein as a "wafer carrier"). In some embodiments, device wafer 110 may refer to a patterned wafer that has been patterned with circuitry during a fabrication process, such as a semiconductor fabrication process. Device wafer 110 may have a plurality of integrated circuits (ICs) fabricated on device wafer 110 . The integrated circuits and device wafer 110 may be separated (eg, diced) to form a plurality of diced IC dies. In some embodiments, carrier 112 may refer to a platform that supports device wafer 110 . For example, the carrier 112 may be used to aid in handling or transporting the device wafer 110 from one piece of fabrication equipment to another. In another example, carrier 112 may be used to facilitate storage of associated device wafers 110 . In the illustrative example, carrier 112 may include frame 108 (also referred to herein as a "wafer frame ring") and dicing tape 106 . Frame 108 may be formed from a rigid material such as metal or metal alloy. Dicing tape 106 may be a material that holds device wafer 110 and may be used to hold device wafer 110 and the resulting cleaved IC wafer during the dicing operation to separate the cleaved IC die from device wafer 110 . Adhesive on the top side of the dicing tape holds the device wafer 110 (or diced die) in place. Dicing tape 106 can be made from a number of materials, such as polyolefin, polyethylene, or polyvinyl chloride (PVC).

2 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓,該製造過程包括用於在器件晶圓上方形成底部填充層以及保護覆蓋薄膜之第二操作。 Figure 2 illustrates a device wafer used in a fabrication process that includes a second operation for forming an underfill layer and a protective capping film over the device wafer, in accordance with some embodiments of the invention.

2 之圖解200展示形成在器件晶圓110上面之底部填充層214 (在本文中亦被稱為「晶圓級底部填充物」)及保護覆蓋薄膜216。底部填充層214可係指施加至器件晶圓110或經切割之晶粒之電絕緣材料(例如,介電材料)。在一些實施例中,底部填充層214可為具有黏合強度並黏合至器件晶圓110之黏合層。在一些實施例中,在使用熱或壓力中之一或多者將底部填充層214配置在器件晶圓110上之後,可將其完全或部分地固化。在一些實施例中,底部填充層214可完全或部分地囊封在其上配置底部填充層之下伏IC晶粒之任何電觸點(例如,柱)。在一些實施例中,底部填充層214可有助於補償第一IC晶粒與第一IC晶粒接合之另一IC晶粒(或基板)之間的熱膨脹失配。Diagram 200 of FIG. 2 shows an underfill layer 214 (also referred to herein as "wafer-level underfill") and a protective capping film 216 formed over device wafer 110. Underfill layer 214 may refer to an electrically insulating material (eg, a dielectric material) applied to device wafer 110 or diced die. In some embodiments, underfill layer 214 may be an adhesive layer having adhesive strength and bonded to device wafer 110 . In some embodiments, after underfill layer 214 is disposed on device wafer 110 using one or more of heat or pressure, it may be fully or partially cured. In some embodiments, underfill layer 214 may fully or partially encapsulate any electrical contacts (eg, pillars) of the underlying IC die upon which the underfill layer is disposed. In some embodiments, underfill layer 214 may help compensate for thermal expansion mismatches between the first IC die and another IC die (or substrate) to which the first IC die is bonded.

在一些實施例中,底部填充層214 (及保護覆蓋薄膜216)可為完全或部分透明的,使得光學偵測器件可偵測器件晶圓110之IC晶粒之間的區域(例如,用於切塊)或偵測用於晶粒至晶粒(或基板)之接合之IC晶粒之電連接。例如,對準特徵可形成在器件晶圓110處。對準特徵可定位在「深蝕道」中,該等「深蝕道」為器件晶圓110之IC晶粒之間的區域。可使用電荷耦合器件(CCD)或光學攝影機來偵測底部填充層214 (及保護覆蓋薄膜216)下方之對準特徵。可使用對準特徵作為導引來對器件晶圓110切塊,使得可分離器件晶圓110之IC晶粒而不損壞IC晶粒。In some embodiments, underfill layer 214 (and protective cover film 216) may be fully or partially transparent, allowing optical detection devices to detect areas between IC dies of device wafer 110 (eg, for dicing) or detecting the electrical connections of IC dies for die-to-die (or substrate) bonding. For example, alignment features may be formed at device wafer 110 . Alignment features may be located in "etch backs," which are areas between IC dies of device wafer 110 . A charge coupled device (CCD) or optical camera may be used to detect the alignment features beneath underfill layer 214 (and protective cover film 216). Device wafer 110 may be diced using the alignment features as guides such that the IC dies of device wafer 110 may be separated without damaging the IC dies.

在一些實施例中,底部填充層214包括非導電薄膜(NCF)。NCF可包括電絕緣材料(例如,介電質)。NCF可包括清潔劑,該清潔劑藉由消除氧化來促進焊接。NCF亦可防止焊料回焊至相鄰的電觸點並造成電損壞(例如,電短路)。在一些實施例中,且如上文所述,NCF為可被施配為固體材料薄片之固體材料。例如,NCF薄片可自卷輥展開且置放在下伏器件晶圓110之頂部上。在一些實施例中,NCF及保護覆蓋薄膜216可被施配為單個材料薄片,如上文及下文進一步論述。NCF可具有如關於底部填充層214所論述之一或多個特性。在其他實施例中,底部填充層214可為或包括不同的材料,例如但不限於熱固性聚合物(例如,環氧樹脂)、二氧化矽或其他材料。In some embodiments, underfill layer 214 includes a non-conductive film (NCF). NCF may include electrically insulating materials (eg, dielectrics). NCF may include cleaning agents that promote welding by eliminating oxidation. NCF also prevents solder from reflowing to adjacent electrical contacts and causing electrical damage (e.g., electrical shorts). In some embodiments, and as described above, NCF is a solid material that can be dispensed as sheets of solid material. For example, the NCF sheet can be unrolled from a roll and placed on top of the underlying device wafer 110 . In some embodiments, the NCF and protective cover film 216 may be dispensed as a single sheet of material, as discussed further above and below. The NCF may have one or more characteristics as discussed with respect to underfill layer 214 . In other embodiments, underfill layer 214 may be or include a different material, such as, but not limited to, a thermoset polymer (eg, epoxy), silicon dioxide, or other materials.

在一些實施例中,保護覆蓋薄膜216可為使用黏合接合而黏合至底部填充層214之頂部表面之層。例如,保護覆蓋薄膜216可包括黏合至底部填充層214之頂部表面之黏合劑。保護覆蓋薄膜216可具有小於底部填充層214與器件晶圓110之間的黏合強度之黏合強度。保護覆蓋薄膜216之黏合強度可小於器件晶圓110 (或經切割之IC晶粒)與載體112之切塊帶106之間的黏合強度。低黏合強度允許在不自載體112移除下伏底部填充層214或經切割之IC晶粒的情況下移除(例如,拉出)保護覆蓋薄膜216 (或保護覆蓋薄膜216之一部分)。在一些實施例中,保護覆蓋薄膜216亦可為完全或部分透明的,此允許光學偵測器件偵測器件晶圓110之晶粒之間的區域。在一些實施例中,底部填充層214可為「黏性的」或具有黏合特性,使得保護覆蓋薄膜216可在不使用額外黏合材料的情況下黏合至底部填充層214之頂部表面。在一些實施例中,保護覆蓋薄膜216可為固體材料,其經分配為固體薄片。在一些實施例中,自器件晶圓110之IC晶粒延伸之電觸點延伸穿過底部填充層214,但不延伸穿過保護覆蓋薄膜216。保護覆蓋薄膜216可包括與底部填充層214不同的材料。在一些實施例中,保護覆蓋薄膜216不包括抗蝕劑材料(例如,回應於曝露於例如紫外線光之光源而固化或硬化的材料)。In some embodiments, protective cover film 216 may be a layer bonded to the top surface of underfill layer 214 using an adhesive bond. For example, protective cover film 216 may include an adhesive bonded to the top surface of underfill layer 214 . The protective cover film 216 may have an adhesive strength that is less than the adhesive strength between the underfill layer 214 and the device wafer 110 . The adhesive strength of the protective cover film 216 may be less than the adhesive strength between the device wafer 110 (or diced IC die) and the dicing tape 106 of the carrier 112 . The low adhesive strength allows the protective cover film 216 (or a portion of the protective cover film 216) to be removed (eg, pulled) without removing the underlying underfill layer 214 or the diced IC die from the carrier 112. In some embodiments, the protective cover film 216 may also be completely or partially transparent, which allows the optical detection device to detect the areas between the dies of the device wafer 110 . In some embodiments, underfill layer 214 may be "sticky" or have adhesive properties such that protective cover film 216 may adhere to the top surface of underfill layer 214 without the use of additional adhesive material. In some embodiments, protective cover film 216 may be a solid material that is dispensed as a solid sheet. In some embodiments, electrical contacts extending from the IC die of device wafer 110 extend through underfill layer 214 but not through protective capping film 216 . Protective cover film 216 may include a different material than underfill layer 214 . In some embodiments, protective cover film 216 does not include a resist material (eg, a material that cures or hardens in response to exposure to a light source, such as ultraviolet light).

在一些實施例中,底部填充層214及保護覆蓋薄膜216可使用例如層壓操作之單個操作一起施加。在一些實施例中,在將底部填充層214及保護覆蓋薄膜216施加至器件晶圓110上之前,將底部填充層214及保護覆蓋薄膜216彼此預黏合(例如,單薄片)。將包括底部填充層214及保護覆蓋薄膜216兩者之固體片材置放在器件晶圓110上面,並使用層壓操作將其層壓至器件晶圓110。層壓操作施加熱及壓力兩者,此導致底部填充層214黏合至器件晶圓110之頂部表面。例如,可將經加熱之壓板定位在底部填充層214及保護覆蓋薄膜216之薄片上面。經加熱之壓板可將熱及壓力兩者施加至薄片上。在另一實例中,可使用氣囊來藉由使用真空在器件晶圓110、底部填充層214及保護覆蓋薄膜216周圍施加壓力。可在真空中施加熱以執行層壓操作。In some embodiments, underfill layer 214 and protective cover film 216 may be applied together using a single operation, such as a lamination operation. In some embodiments, the underfill layer 214 and the protective cover film 216 are pre-bonded to each other (eg, as a single sheet) before being applied to the device wafer 110 . A solid sheet including both underfill layer 214 and protective cover film 216 is placed over device wafer 110 and laminated to device wafer 110 using a lamination operation. The lamination operation applies both heat and pressure, which causes underfill layer 214 to adhere to the top surface of device wafer 110 . For example, a heated platen may be positioned over a sheet of underfill layer 214 and protective cover film 216 . The heated platen applies both heat and pressure to the sheet. In another example, a balloon may be used to apply pressure around device wafer 110, underfill layer 214, and protective cover film 216 by using a vacuum. Heat can be applied in a vacuum to perform the lamination operation.

在一些實施例中,可使用多種操作來施加底部填充層214及保護覆蓋薄膜216。例如,底部填充層214可被施加至器件晶圓110之頂部表面。可將保護覆蓋薄膜216施加至底部填充層之頂部表面。例如,毛細管底部填充操作將底部填充材料(作為液體)施配在器件晶圓110上。依靠毛細管作用將底部填充材料吸引至器件晶圓110上方。底部填充材料可在施加保護覆蓋薄膜216之前或之後在高溫下固化。在一些實施例中,在施配底部填充材料之後,可如本文中所描述將保護覆蓋薄膜216施配為薄片。在其他實施例中,在施配底部填充材料之後,可將保護覆蓋薄膜216配置為液體層(例如,旋塗)。In some embodiments, various operations may be used to apply underfill layer 214 and protective cover film 216 . For example, underfill layer 214 may be applied to the top surface of device wafer 110 . A protective cover film 216 may be applied to the top surface of the underfill layer. For example, a capillary underfill operation dispenses the underfill material (as a liquid) onto the device wafer 110 . The underfill material is attracted over the device wafer 110 by capillary action. The underfill material may be cured at elevated temperatures before or after the protective cover film 216 is applied. In some embodiments, after applying the underfill material, the protective cover film 216 may be applied as a sheet as described herein. In other embodiments, the protective cover film 216 may be configured as a liquid layer (eg, spin-coated) after dispensing the underfill material.

在使用多個操作來施加底部填充層214及保護覆蓋薄膜216之另一實例中,底部填充層214可作為液體施配朝向器件晶圓110之中心並橫跨器件晶圓110分佈並加速晶圓以達到確定之徑向速度(例如,旋塗)。底部填充層214可經部分地固化(例如,b階段化)。如本文中所描述,保護覆蓋薄膜216可片狀或液體形式施加在底部填充層214上面。In another example of using multiple operations to apply underfill layer 214 and protective cover film 216 , underfill layer 214 may be dispensed as a liquid toward the center of device wafer 110 and distributed across device wafer 110 and accelerate the wafer. to achieve a defined radial speed (e.g. spin coating). Underfill layer 214 may be partially cured (eg, b-staged). As described herein, protective cover film 216 may be applied over underfill layer 214 in sheet or liquid form.

3 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓,該製造過程包括用於移除介於器件晶圓之IC晶粒之間的器件晶圓之區域上面之底部填充層及保護覆蓋薄膜之第三操作。 3 illustrates a device wafer used in a fabrication process that includes removing underfill over areas of the device wafer between IC dies of the device wafer , in accordance with some embodiments of the invention. The third operation of layer and protective covering film.

3 之圖解300展示在位於器件晶圓110之IC晶粒之間的器件晶圓110之區域上面(例如,在器件晶圓110之深蝕道上面)之底部填充層214及保護覆蓋薄膜216之移除。底部填充層214及保護覆蓋薄膜216在器件晶圓110之深蝕道上面被移除,以形成保護覆蓋薄膜之多個部分316及底部填充層之多個部分314。應注意,在移除器件晶圓110之深蝕道上面之保護覆蓋薄膜216及底部填充層214之後,將底部填充層214及保護覆蓋薄膜216有效地切割以形成保護覆蓋薄膜之部分316及保護覆蓋薄膜之部分316。Diagram 300 of FIG. 3 shows underfill layer 214 and protective capping film 216 over areas of device wafer 110 located between IC dies of device wafer 110 (eg, over deep trenches of device wafer 110 ). removed. The underfill layer 214 and the protective capping film 216 are removed over the deep trench of the device wafer 110 to form portions 316 of the protective capping film and portions 314 of the underfill layer. It should be noted that after removing the protective cover film 216 and the underfill layer 214 on the deep trench of the device wafer 110, the underfill layer 214 and the protective cover film 216 are effectively cut to form the portion 316 of the protective cover film and the protective cover film 216. Part 316 of the covering film.

在一些實施例中,雷射源器件318可用於移除器件晶圓110之深蝕道上面之底部填充層214及保護覆蓋薄膜216。例如,雷射源器件318可發射所選擇波長(及所選擇功率)之光,該光在所期望區域蝕刻保護覆蓋薄膜216及底部填充層214。在一些實施例中,雷射源器件318可在所期望區域中移除保護覆蓋薄膜216及底部填充層214,而無需對器件晶圓110之下伏IC晶粒切塊。例如,可選擇光之波長及功率,使得雷射源器件318在不蝕刻器件晶圓110的情況下蝕刻保護覆蓋薄膜216及底部填充層214。在其他實施例中,保護覆蓋薄膜216及底部填充層214可使用不同的技術來移除,例如物理鋸或化學材料移除。In some embodiments, the laser source device 318 may be used to remove the underfill layer 214 and the protective capping film 216 above the deep trench of the device wafer 110 . For example, laser source device 318 may emit light of a selected wavelength (and selected power) that etch protective cover film 216 and underfill layer 214 in desired areas. In some embodiments, laser source device 318 can remove protective capping film 216 and underfill layer 214 in desired areas without dicing the underlying IC die of device wafer 110 . For example, the wavelength and power of the light may be selected such that the laser source device 318 etch the protective capping film 216 and the underfill layer 214 without etching the device wafer 110 . In other embodiments, the protective cover film 216 and the underfill layer 214 may be removed using different techniques, such as physical sawing or chemical material removal.

4 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓,該製造過程包括用於將IC晶粒自器件晶圓切塊以形成經切割之IC晶粒之第四操作。 4 illustrates a device wafer used in a manufacturing process that includes a fourth operation for dicing IC dies from the device wafer to form diced IC dies , in accordance with some embodiments of the invention.

4 之圖解400展示對器件晶圓110切塊以形成經切割之IC晶粒420。在一些實施例中,例如 3 之雷射源器件318之雷射源器件可用於對器件晶圓110之個別IC晶粒切塊。在一些實施例中,可使用相同的雷射源器件來分離保護覆蓋薄膜216、底部填充層214及器件晶圓110。例如,雷射源器件318可使用第一波長之光及第一選擇功率來蝕刻保護覆蓋薄膜216及底部填充層214,且使用第二波長之光及第二選擇功率來對器件晶圓110切塊(例如,兩遍過程)。用以對器件晶圓110切塊之光之波長以及所選擇功率分別可比選擇用於刻蝕保護覆蓋薄膜216及底部填充層214之光之波長及所選擇功率更小或更高。在另一實例中,可使用不同的雷射源器件,使得使用第一雷射源器件蝕刻保護覆蓋薄膜216及底部填充層214,且使用不同的雷射源器件對器件晶圓110切塊。Diagram 400 of FIG. 4 shows dicing device wafer 110 to form diced IC dies 420. In some embodiments, a laser source device, such as laser source device 318 of FIG. 3 , may be used to dice individual IC dies of device wafer 110 . In some embodiments, the same laser source device may be used to separate protective cover film 216, underfill layer 214, and device wafer 110. For example, the laser source device 318 may use light of a first wavelength and a first selective power to etch the protective capping film 216 and the underfill layer 214 , and use light of a second wavelength and a second selective power to cut the device wafer 110 . blocks (e.g., two-pass process). The wavelength and selected power of the light used to dice the device wafer 110 may be smaller or higher than the wavelength and selected power of the light used to etch the protective capping film 216 and the underfill layer 214 , respectively. In another example, different laser source devices may be used, such that the first laser source device is used to etch the protective capping film 216 and the underfill layer 214 , and a different laser source device is used to dice the device wafer 110 .

在一些實施例中,例如,可使用不同的技術(或其組合)來對器件晶圓110切塊,例如物理鋸或化學材料移除或藉由曝光引起之材料降解。應注意,為了說明而非限制起見,將保護覆蓋薄膜216及底部填充層214之移除以及器件晶圓110之切塊描述為不同的操作。在一些實施例中,保護覆蓋薄膜216、底部填充層214及器件晶圓110中之一或多者可使用單個過程來分離。例如,可用光之波長及所選擇功率來校準雷射源器件318,以單遍次切穿所有保護覆蓋薄膜216、底部填充層214及器件晶圓110。In some embodiments, for example, device wafer 110 may be diced using different techniques (or combinations thereof), such as physical sawing or chemical material removal or material degradation by exposure. It should be noted that, for purposes of illustration and not limitation, the removal of protective cover film 216 and underfill layer 214 and dicing of device wafer 110 are described as distinct operations. In some embodiments, one or more of protective cover film 216, underfill layer 214, and device wafer 110 may be separated using a single process. For example, the laser source device 318 can be calibrated with a wavelength of light and a selected power to cut through all of the protective cover film 216, underfill layer 214, and device wafer 110 in a single pass.

5A 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓,該製造過程包括用於移除保護覆蓋薄膜之一或多個部分之第五操作。 Figure 5A illustrates a device wafer used in a manufacturing process that includes a fifth operation for removing one or more portions of a protective cover film, in accordance with some embodiments of the invention.

5A 之圖解500展示自底部填充層之各別部分314移除保護覆蓋薄膜之所有部分316。如上文所述,保護覆蓋薄膜216可黏合至底部填充層214之頂部表面(例如,在切塊之後,保護覆蓋薄膜之部分316可黏合至底部填充層之各別部分314)。在一些實施例中,可執行脫膠操作以自底部填充層之各別部分移除保護覆蓋薄膜之一部分。例如,可藉由以大於保護覆蓋薄膜之部分316與底部填充層之部分314之間的黏合力之力將保護覆蓋薄膜之部分316拉動遠離底部填充層之各別部分314來使保護覆蓋薄膜之部分316脫膠(例如,分層)。例如,可以類似於自表面移除黏合膠帶之方式移除保護覆蓋薄膜之部分316。在一些實施例中,保護覆蓋薄膜之所有部分316可在脫膠操作期間被移除,如所繪示。在移除保護覆蓋薄膜之所有部分316之後,可自載體112移除經切割之IC晶粒420,並將其用於後續操作中,例如關於 6 所描述之晶粒堆疊。Diagram 500 of FIG. 5A shows removal of all portions 316 of the protective cover film from respective portions 314 of the underfill layer. As described above, the protective cover film 216 can be bonded to the top surface of the underfill layer 214 (eg, after dicing, portions 316 of the protective cover film can be bonded to respective portions 314 of the underfill layer). In some embodiments, a debonding operation may be performed to remove portions of the protective cover film from respective portions of the underfill layer. For example, the protective cover film can be caused by pulling the protective cover film portion 316 away from the respective portions 314 of the underfill layer with a force greater than the adhesion force between the portion 316 of the protective cover film and the portion 314 of the underfill layer. Portion 316 is debonded (eg, delaminated). For example, portions 316 of the protective cover film may be removed in a manner similar to removing adhesive tape from the surface. In some embodiments, all portions 316 of the protective cover film may be removed during the degumming operation, as shown. After all portions of the protective cover film 316 are removed, the diced IC die 420 may be removed from the carrier 112 and used in subsequent operations, such as die stacking as described with respect to FIG. 6 .

5B 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓,該製造過程包括用於移除保護覆蓋薄膜之一或多個部分之第六操作。 Figure 5B illustrates a device wafer used in a manufacturing process including a sixth operation for removing one or more portions of a protective cover film, in accordance with some embodiments of the invention.

5B 之圖解550展示保護覆蓋薄膜216之部分被選擇性移除。在一些實施例中,載體112上之一或多個經切割之晶粒可讓保護覆蓋薄膜之各別部分被移除(例如,選擇性脫膠操作),而載體112上之其他經切割之IC晶粒未讓保護覆蓋薄膜之各別部分被移除。在一些實施例中,可自載體112移除已讓其保護覆蓋薄膜之各別部分被移除之一或多個經切割之IC,而將具有保護覆蓋薄膜216之各別部分之其他經切割之IC晶粒保持黏合至載體112。保護覆蓋薄膜之該等部分可有助於保護保留在載體112上之各別下伏經切割之IC晶粒(以及底部填充層之各別部分)免受自先前已讓保護覆蓋薄膜之各別部分被移除之經切割之IC晶粒之移除擴散的污染物(例如,與將IC晶粒與器件晶圓110分離相關聯之鬆散顆粒)影響。Illustration 550 of Figure 5B shows portions of protective cover film 216 being selectively removed. In some embodiments, one or more diced dies on carrier 112 may allow respective portions of the protective cover film to be removed (eg, a selective debonding operation), while other diced ICs on carrier 112 The die did not allow individual portions of the protective covering film to be removed. In some embodiments, one or more of the cut ICs that have had their respective portions of the protective cover film removed may be removed from the carrier 112 while other cut ICs may have their respective portions of the protective cover film 216 removed. The IC die remains bonded to the carrier 112 . These portions of the protective cover film may help protect the respective underlying diced IC dies (and respective portions of the underfill layer) remaining on the carrier 112 from the respective portions of the protective cover film that have been previously removed. The removal of portions of the diced IC die is affected by the removal of diffuse contaminants (eg, loose particles associated with separating the IC die from the device wafer 110 ).

例如,可移除經切割之IC晶粒420之第一經切割之IC晶粒之保護覆蓋薄膜。可保留第一經切割之IC晶粒之底部填充層。載體112可包括開放區域,在該開放區域處,先前已移除第二經切割之IC晶粒,其中第二經切割之晶粒在移除第一經切割之IC晶粒之保護覆蓋薄膜之前已被移除。一第三經切割之IC晶粒亦可定向在載體112上面。第三經切割之IC晶粒上面之保護覆蓋薄膜及底部填充層仍保留(例如,當自載體112移除第一或第二經切割之IC晶粒時),並保護第三經切割之IC晶粒及其底部填充層之一部分免受污染。For example, the protective cover film of the first diced IC die of diced IC die 420 may be removed. The underfill layer of the first cut IC die can be retained. The carrier 112 may include an open area where a second diced IC die has been previously removed prior to removal of the protective cover film of the first diced IC die. has been removed. A third diced IC die may also be oriented on carrier 112 . The protective cover film and underfill layer over the third diced IC die remain (eg, when the first or second diced IC die is removed from the carrier 112 ) and protect the third diced IC The die and one of its underfill layers are partially protected from contamination.

可注意到,在其他實施例中,可自載體112移除包括底部填充層之各別部分及保護覆蓋薄膜之部分的經切割之IC晶粒。在自載體112移除經切割之IC晶粒之後,可移除各別經切割之IC晶粒的保護覆蓋薄膜之部分。例如,可在自載體112上移除經切割之IC晶粒之後但在將經切割之IC晶粒堆疊在另一電子器件上之前,移除保護覆蓋薄膜之部分。It may be noted that in other embodiments, the diced IC die, including respective portions of the underfill layer and portions of the protective cover film, may be removed from the carrier 112 . After removing the diced IC dies from the carrier 112, portions of the protective cover films of the respective diced IC dies may be removed. For example, portions of the protective cover film may be removed after the diced IC die is removed from the carrier 112 but before the diced IC die is stacked on another electronic device.

6 根據本發明之一些實施例繪示在製造過程中之器件堆疊,該製造過程包括將多個晶粒彼此上下堆疊之第七操作。 Figure 6 illustrates a device stack during a manufacturing process that includes a seventh operation of stacking multiple dies on top of each other, in accordance with some embodiments of the invention.

6 之圖解600展示晶粒堆疊操作。器件晶圓626 (在本文中亦被稱為「接收晶圓」)可為任何類型之器件晶圓。可注意到,在一些實施例中,可將經切割之IC晶粒堆疊在基板上而不是器件晶圓110上。可在移除保護覆蓋薄膜之各別部分之後自載體112上移除經切割之IC晶粒624B及底部填充層之各別部分624A,並將其置放(黏著)在器件晶圓626之晶粒628上。亦可自載體112 (或具有不同類型之IC晶粒之不同載體)移除另一經切割之IC晶粒622B及底部填充層之各別部分622A,並黏著在經切割之IC晶粒624B上面。可將任何數目個經切割之IC晶粒堆疊在器件堆疊630中。Diagram 600 of FIG. 6 shows a die stacking operation. Device wafer 626 (also referred to herein as a "receiving wafer") can be any type of device wafer. It may be noted that in some embodiments, the diced IC dies may be stacked on a substrate rather than the device wafer 110 . The diced IC die 624B and the respective portions of the underfill layer 624A may be removed from the carrier 112 after removing the respective portions of the protective cover film and placed (adhered) to the die of the device wafer 626 On grain 628. Another diced IC die 622B and respective portions of the underfill layer 622A may also be removed from carrier 112 (or a different carrier with a different type of IC die) and adhered on top of diced IC die 624B. Any number of diced IC dies may be stacked in device stack 630.

在一些實施例中,可執行熱壓接合(TCB)操作以將堆疊之晶粒彼此接合。在TCB操作中,將熱及壓力施加至器件堆疊630 (或至少兩個堆疊之晶粒)。TCB操作允許底部填充層之部分624A及622A填充任何空隙並使焊接點回焊以形成經切割之IC晶粒622B與624B之間的互連。In some embodiments, a thermocompression bonding (TCB) operation may be performed to bond the stacked dies to each other. In a TCB operation, heat and pressure are applied to device stack 630 (or at least two stacked dies). The TCB operation allows portions 624A and 622A of the underfill layer to fill any voids and reflow the solder joints to form interconnects between cut IC dies 622B and 624B.

下文可描述 1 6 之元件以幫助分別繪示 7 之方法700及 8 之方法800。方法700及800可作為一或多個操作來執行。可注意到,方法700或800可以任何次序執行,且可包括相同、不同、更多或更少的操作。可注意到,方法700或800可由一或多件半導體製作設備或製作工具執行,在下文中被稱為製作設備。Components of FIGS. 1-6 may be described below to help illustrate the method 700 of FIG. 7 and the method 800 of FIG . 8 respectively . Methods 700 and 800 may be performed as one or more operations. It may be noted that methods 700 or 800 may be performed in any order and may include the same, different, more, or fewer operations. It may be noted that method 700 or 800 may be performed by one or more pieces of semiconductor fabrication equipment or fabrication tools, hereinafter referred to as fabrication equipment.

7 根據本發明之一些實施例繪示用於使用保護覆蓋薄膜用於底部填充保護之製作過程的流程圖。 7 illustrates a flow diagram of a fabrication process for using a protective cover film for underfill protection in accordance with some embodiments of the invention.

在方法700之操作705處,製作設備提供器件晶圓。器件晶圓可包括多個未切塊之IC晶粒。在一些實施例中,器件晶圓可設置在載體上。At operation 705 of method 700, device wafers are provided by fabrication equipment. A device wafer may include multiple undiced IC dies. In some embodiments, a device wafer may be disposed on a carrier.

在操作710處,製作設備在器件晶圓上面配置底部填充層及保護覆蓋薄膜。在一些實施例中,保護覆蓋薄膜在底部填充層上面並耦接至底部填充層。在一些實施例中,底部填充層為NCF。在一些實施例中,將保護覆蓋薄膜及底部填充層施配為單個固體薄片,其中保護覆蓋薄膜被預黏合至底部填充層。薄片可經定向以覆蓋下伏器件晶圓並被層壓至器件晶圓上。在一些實施例中,可使用例如層壓操作將底部填充層及保護覆蓋薄膜層壓在器件晶圓上。At operation 710, the fabrication equipment disposes an underfill layer and a protective cover film on the device wafer. In some embodiments, a protective cover film is overlying and coupled to the underfill layer. In some embodiments, the underfill layer is NCF. In some embodiments, the protective cover film and underfill layer are dispensed as a single solid sheet, with the protective cover film pre-bonded to the underfill layer. The sheet can be oriented to cover the underlying device wafer and laminated to the device wafer. In some embodiments, the underfill layer and protective cover film may be laminated to the device wafer using, for example, a lamination operation.

在操作715處,製作設備將IC晶粒自器件晶圓切塊以形成經切割之IC晶粒。在一些實施例中,經切割之IC晶粒包括底部填充層之部分及層壓在經切割之IC晶粒上面的保護覆蓋薄膜之部分。At operation 715, the fabrication equipment dices the IC die from the device wafer to form diced IC die. In some embodiments, the diced IC die includes portions of the underfill layer and portions of the protective cover film laminated over the diced IC die.

在一些實施例中,將IC晶粒自器件晶圓切塊以形成經切割之IC晶粒包括移除位於器件晶粒之介於IC晶粒之間的區域上面之底部填充層及保護覆蓋薄膜。In some embodiments, dicing the IC dies from the device wafer to form diced IC dies includes removing an underfill layer and a protective capping film over areas of the device dies between the IC dies. .

在一些實施例中,執行分離操作,其中製作設備在將IC晶粒自器件晶圓切塊以形成經切割之IC晶粒之前,移除位於器件晶圓之介於IC晶粒之間的區域上面之底部填充層及保護覆蓋薄膜(例如,兩個過程)。In some embodiments, a separation operation is performed in which the fabrication equipment removes areas of the device wafer between the IC dies before dicing the IC dies from the device wafer to form diced IC dies. The underfill layer and protective cover film on top (eg, two processes).

在操作720處,製作設備自經切割之IC晶粒上移除保護覆蓋薄膜之一或多個部分。在一些實施例中,移除保護覆蓋薄膜之一或多個部分使得在經切割之IC晶粒上面的底部填充層之各別一或多個部分曝露。At operation 720, the fabrication equipment removes one or more portions of the protective cover film from the diced IC die. In some embodiments, removing one or more portions of the protective cover film exposes respective one or more portions of the underfill layer over the diced IC die.

在一些實施例中,將保護覆蓋薄膜之一或多個部分自經切割之IC晶粒移除包括使用脫膠操作來移除保護覆蓋薄膜之部分,該脫膠操作移除了保護覆蓋薄膜之所有部分。In some embodiments, removing one or more portions of the protective cover film from the diced IC die includes removing portions of the protective cover film using a degumming operation that removes all portions of the protective cover film. .

在一些實施例中,自經切割之IC晶粒移除保護覆蓋薄膜之一或多個部分包括移除在第一經切割之IC晶粒上面的保護覆蓋薄膜之第一部分。自載體移除第一經切割之IC晶粒。經切割之IC晶粒經定向在載體上面。在自載體移除第一經切割之IC晶粒之後,移除在第二經切割之IC晶粒上面的保護覆蓋薄膜之第二部分。In some embodiments, removing one or more portions of the protective cover film from the diced IC die includes removing a first portion of the protective cover film over the first diced IC die. The first cut IC die is removed from the carrier. The cut IC dies are oriented on the carrier. After removing the first diced IC die from the carrier, the second portion of the protective cover film over the second diced IC die is removed.

在操作725處,製作設備自載體移除使保護覆蓋薄膜之各別部分被移除之經切割之IC晶粒。At operation 725, the fabrication equipment removes the diced IC die from the carrier such that respective portions of the protective cover film are removed.

在操作730處,製作設備將經切割之晶粒堆疊在另一IC晶粒上面。在一些實施例中,經切割之晶粒之保護覆蓋薄膜之各別部分先前已被移除(例如,操作725)。在一些實施例中,經切割之晶粒堆疊在例如基板(例如,覆晶)之不同物件上面。At operation 730, the fabrication equipment stacks the diced die on top of another IC die. In some embodiments, respective portions of the protective cover film of the diced die have been previously removed (eg, operation 725). In some embodiments, the diced dies are stacked on top of a different object such as a substrate (eg, flip chip).

8 根據本發明之一些實施例繪示用於使用保護覆蓋薄膜用於底部填充保護之製作過程的流程圖。 8 illustrates a flow diagram of a fabrication process for using a protective cover film for underfill protection in accordance with some embodiments of the invention.

在方法800之操作805處,製作設備提供器件晶圓。器件晶圓可包括多個未切塊之IC晶粒。在一些實施例中,器件晶圓可設置在載體上。At operation 805 of method 800, device wafers are provided by fabrication equipment. A device wafer may include multiple undiced IC dies. In some embodiments, a device wafer may be disposed on a carrier.

在操作810處,製作設備將底部填充層配置在器件晶圓上面。At operation 810, the fabrication equipment disposes the underfill layer over the device wafer.

在操作815處,製作設備將保護覆蓋薄膜配置在底部填充層上面。At operation 815, the fabrication equipment disposes the protective cover film over the underfill layer.

在操作820處,製作設備將IC晶粒自器件晶圓切塊以形成經切割之IC晶粒。在一些實施例中,經切割之IC晶粒包括底部填充層之部分及層壓在經切割之IC晶粒上面的保護覆蓋薄膜之部分。At operation 820, the fabrication equipment dices the IC die from the device wafer to form diced IC die. In some embodiments, the diced IC die includes portions of the underfill layer and portions of the protective cover film laminated over the diced IC die.

在一些實施例中,將IC晶粒自器件晶圓切塊以形成經切割之IC晶粒包括:作為將IC晶粒自器件晶圓切塊以形成經切割之IC晶粒之部分,移除位於器件晶粒之介於IC晶粒之間的區域上面之底部填充層及保護覆蓋薄膜。In some embodiments, dicing the IC die from the device wafer to form the diced IC die includes: as part of dicing the IC die from the device wafer to form the diced IC die, removing The underfill layer and protective cover film located on the area of the device die between IC dies.

在一些實施例中,執行分離操作,其中製作設備在將IC晶粒自器件晶圓切塊以形成經切割之IC晶粒之前,移除位於器件晶圓之介於IC晶粒之間的區域上面之底部填充層及保護覆蓋薄膜。在一些實施例中,執行分離操作,其中引導雷射源器件在位於器件晶圓之在IC晶粒之間的區域上面之位置處朝向保護覆蓋薄膜及底部填充層發射光,使得保護覆蓋薄膜及底部填充層被分離成對應於器件晶圓之IC晶粒中之各別者的保護覆蓋薄膜之部分及底部填充層之部分。在一些實施例中,分離操作可在將IC晶粒自器件晶圓切塊以形成經切割之IC晶粒之前執行。In some embodiments, a separation operation is performed in which the fabrication equipment removes areas of the device wafer between the IC dies before dicing the IC dies from the device wafer to form diced IC dies. The underfill layer and protective covering film above. In some embodiments, a separation operation is performed in which the laser source device is directed to emit light toward the protective cap film and the underfill layer at a location on the device wafer over a region between IC dies such that the protective cap film and The underfill layer is separated into portions of the protective capping film and portions of the underfill layer that correspond to respective ones of the IC dies of the device wafer. In some embodiments, the separation operation may be performed prior to dicing the IC die from the device wafer to form diced IC die.

在操作825處,製作設備自經切割之晶粒上移除保護覆蓋薄膜之一或多個部分。保護覆蓋薄膜之一或多個部分之移除曝露經切割之IC晶粒上面的底部填充層之各別一或多個部分。At operation 825, the fabrication equipment removes one or more portions of the protective cover film from the diced die. Removal of one or more portions of the protective cover film exposes respective one or more portions of the underfill layer above the diced IC die.

在一些實施例中,自經切割之IC晶粒移除保護覆蓋薄膜之一或多個部分包括使用脫膠操作來移除保護覆蓋薄膜之部分,該脫膠操作移除了保護覆蓋薄膜之所有部分。In some embodiments, removing one or more portions of the protective cover film from the diced IC die includes removing portions of the protective cover film using a degumming operation that removes all portions of the protective cover film.

在一些實施例中,自經切割之IC晶粒移除保護覆蓋薄膜之一或多個部分包括移除在經切割之IC晶粒中之第一經切割之IC晶粒上面的保護覆蓋薄膜之第一部分。自載體上移除第一經切割之IC晶粒,其中其他經切割之IC晶粒經定向在載體上面。在自載體移除第一經切割之IC晶粒之後,移除經切割之IC晶粒之第二經切割之IC晶粒上面的保護覆蓋薄膜之第二部分。In some embodiments, removing one or more portions of the protective cover film from the diced IC dies includes removing a portion of the protective cover film over a first of the diced IC dies. first part. The first diced IC die is removed from the carrier, with the other diced IC dies oriented on the carrier. After removing the first diced IC die from the carrier, the second portion of the protective cover film over the second diced IC die is removed.

在操作830處,製作設備自載體112移除經切割之IC晶粒。在自載體112移除經切割之IC晶粒之前,已移除經切割之晶粒之保護覆蓋薄膜部分。At operation 830 , the fabrication equipment removes the diced IC die from the carrier 112 . Prior to removing the diced IC die from the carrier 112, the protective covering film portion of the diced die is removed.

在操作835處,製作設備將經切割之IC晶粒堆疊在另一IC晶粒(或其他物件,例如基板)上面。At operation 835, the fabrication equipment stacks the diced IC die on top of another IC die (or other object, such as a substrate).

在一些實施例中,一種方法包括:提供包括積體電路(IC)晶粒之器件晶圓;將底部填充層及保護覆蓋薄膜配置在器件晶圓上面,其中該保護覆蓋薄膜在底部填充層上面並耦接至該底部填充層;及由處理器件將IC晶粒自該器件晶圓切塊,以形成經切割之IC晶粒,其中該等經切割之IC晶粒包括配置在經切割之IC晶粒上面的底部填充層之部分及保護覆蓋薄膜之部分。In some embodiments, a method includes: providing a device wafer including integrated circuit (IC) dies; disposing an underfill layer and a protective cap film over the device wafer, wherein the protective cap film is over the underfill layer and coupled to the underfill layer; and dicing IC dies from the device wafer by the processing device to form diced IC dies, wherein the diced IC dies include those disposed on the diced IC The part of the underfill layer above the die and the part of the protective covering film.

在一些實施例中,該方法包括自經切割之IC晶粒移除保護覆蓋薄膜之一或多個部分,其中移除保護覆蓋薄膜之一或多個部分會曝露在經切割之IC晶粒上面的底部填充層之各別一或多個部分。在一些實施例中,該方法,其中自經切割之IC晶粒移除保護覆蓋薄膜之一或多個部分包括使用脫膠操作來移除保護覆蓋薄膜之部分,該脫膠操作移除了保護覆蓋薄膜之所有部分。在一些實施例中,該方法,其中自經切割之IC晶粒上移除保護覆蓋薄膜之一或多個部分包括在第一切割IC晶粒上面移除保護覆蓋薄膜之第一部分;自載體上移除第一經切割之IC晶粒,其中經切割之IC晶粒被定向在載體上面;及在自載體移除第一經切割之IC晶粒之後,移除位於第二經切割之IC晶粒上面的保護覆蓋薄膜之第二部分。在一些實施例中,該方法包括在移除第一經切割之IC晶粒之後,將第一經切割之IC晶粒堆疊在另一IC晶粒上面。In some embodiments, the method includes removing one or more portions of the protective cover film from the diced IC die, wherein removing the one or more portions of the protective cover film exposes the diced IC die. One or more portions of each of the underfill layers. In some embodiments, the method wherein removing one or more portions of the protective cover film from the diced IC die includes removing portions of the protective cover film using a degumming operation that removes the protective cover film all parts of it. In some embodiments, the method, wherein removing one or more portions of the protective cover film from the diced IC die includes removing the first portion of the protective cover film over the first diced IC die; from the carrier removing the first diced IC die, wherein the diced IC die is oriented above the carrier; and after removing the first diced IC die from the carrier, removing the second diced IC die located on the carrier The second part of the protective covering film above the grain. In some embodiments, the method includes stacking the first diced IC die on top of another IC die after removing the first diced IC die.

在一些實施例中,該方法,其中將IC晶粒自器件晶圓切塊以形成經切割之IC晶粒包括:作為將IC晶粒自器件晶圓切塊以形成經切割之IC晶粒之部分,移除位於器件晶粒之介於IC晶粒之間的區域上面之底部填充層及保護覆蓋薄膜。In some embodiments, the method, wherein dicing the IC die from the device wafer to form the diced IC die includes: as a step of dicing the IC die from the device wafer to form the diced IC die. Partially, remove the underfill layer and protective cover film located on the area of the device die between the IC dies.

在一些實施例中,該方法包括引導雷射源器件在位於器件晶圓之在IC晶粒之間的區域上面之位置處朝向保護覆蓋薄膜及底部填充層發射光,使得保護覆蓋薄膜及底部填充層被分離成對應於器件晶圓之IC晶粒中之各別者的保護覆蓋薄膜之部分及底部填充層之部分。In some embodiments, the method includes directing the laser source device to emit light toward the protective cover film and the underfill layer at a location on the device wafer over a region between the IC dies such that the protective cover film and underfill layer The layers are separated into portions of the protective cap film and portions of the underfill layer that correspond to individual ones of the IC dies of the device wafer.

在一些實施例中,一種裝置包括:載體;定位在載體上面之器件晶圓之積體電路(IC)晶粒;以及在IC晶粒上面之底部填充層;以及在底部填充層上面之保護覆蓋薄膜,其中該保護覆蓋薄膜使用黏合接合而耦接至底部填充層,其中位於器件晶圓之介於IC晶粒之間的區域上面之底部填充層及保護覆蓋薄膜已被移除。In some embodiments, an apparatus includes: a carrier; an integrated circuit (IC) die of a device wafer positioned over the carrier; and an underfill layer over the IC die; and a protective covering over the underfill layer A film, wherein the protective cover film is coupled to the underfill layer using an adhesive bond, and wherein the underfill layer and the protective cover film over areas of the device wafer between IC dies have been removed.

在一些實施例中,底部填充層包括非導電薄膜,且其中底部填充層及保護覆蓋薄膜層壓至IC晶粒。在一些實施例中,已由來自雷射源器件之發射光移除位於器件晶圓之位於IC晶粒之間的區域上面之保護覆蓋薄膜及底部填充層,使得保護覆蓋薄膜及底部填充層被分離為對應於器件晶圓之IC晶粒中之各別者的保護覆蓋薄膜之部分及底部填充層之部分。在一些實施例中,IC晶粒包括已自器件晶圓切塊之IC晶粒,其中已移除經切割之IC晶粒中之第一經切割之IC晶粒上面之保護覆蓋薄膜,且其中保留位於第一經切割之IC晶粒之底部填充層。在一些實施例中,載體包括開放區域,在該開放區域處,已自載體移除經切割之IC晶粒中之第二經切割之IC晶粒。在一些實施例中,經切割之IC晶粒中之第三經切割之IC晶粒被定向在載體上面,其中保留位於第三經切割之IC晶粒上面之保護覆蓋薄膜及底部填充層。In some embodiments, the underfill layer includes a non-conductive film, and wherein the underfill layer and protective cover film are laminated to the IC die. In some embodiments, the protective cover film and underfill layer over areas of the device wafer between the IC dies have been removed by emitted light from the laser source device, such that the protective cover film and underfill layer are Separate into portions of the protective cover film and portions of the underfill layer corresponding to respective ones of the IC dies of the device wafer. In some embodiments, the IC dies include IC dies that have been diced from a device wafer, wherein a protective cover film has been removed over a first of the diced IC dies, and wherein The underfill layer located on the first cut IC die is retained. In some embodiments, the carrier includes an open area where a second of the diced IC dies has been removed from the carrier. In some embodiments, a third of the diced IC dies is oriented over the carrier, with a protective cap film and underfill layer remaining over the third diced IC die.

在一些實施例中,該方法包括:提供包括積體電路(IC)晶粒之器件晶圓;在器件晶圓上面配置底部填充層;在底部填充層上面配置保護覆蓋薄膜;及由處理器件將IC晶粒自該器件晶圓切塊,以形成經切割之IC晶粒,其中該等經切割之IC晶粒包括位於經切割之IC晶粒上面的底部填充層之部分及保護覆蓋薄膜之部分。In some embodiments, the method includes: providing a device wafer including integrated circuit (IC) dies; disposing an underfill layer on the device wafer; disposing a protective cover film on the underfill layer; and processing the device by processing the device. IC dies are diced from the device wafer to form diced IC dies, wherein the diced IC dies include portions of the underfill layer and portions of the protective cover film located above the diced IC dies. .

在一些實施例中,該方法包括自經切割之IC晶粒移除保護覆蓋薄膜之一或多個部分,其中移除保護覆蓋薄膜之一或多個部分會曝露在經切割之IC晶粒上面的底部填充層之各別一或多個部分。在一些實施例中,其中自經切割之IC晶粒移除保護覆蓋薄膜之一或多個部分包括使用脫膠操作來移除保護覆蓋薄膜之部分,該脫膠操作移除了保護覆蓋薄膜之所有部分。在一些實施例中,其中自經切割之IC晶粒上移除保護覆蓋薄膜之一或多個部分包括在經切割之IC晶粒中之第一切割IC晶粒上面移除保護覆蓋薄膜之第一部分;自載體上移除第一經切割之IC晶粒,其中經切割之IC晶粒被定向在載體上面;及在自載體移除第一經切割之IC晶粒之後,移除位於經切割之IC晶粒之第二經切割之IC晶粒上面的保護覆蓋薄膜之第二部分。在一些實施例中,該方法包括在移除第一經切割之IC晶粒之後,將第一經切割之IC晶粒堆疊在另一IC晶粒上面。In some embodiments, the method includes removing one or more portions of the protective cover film from the diced IC die, wherein removing the one or more portions of the protective cover film exposes the diced IC die. One or more portions of each of the underfill layers. In some embodiments, wherein removing one or more portions of the protective cover film from the diced IC die includes removing portions of the protective cover film using a degumming operation that removes all portions of the protective cover film . In some embodiments, wherein removing one or more portions of the protective cover film from the diced IC dies includes removing a third portion of the protective cover film over a first diced IC die among the diced IC dies. a portion; removing the first diced IC die from the carrier, wherein the diced IC die is oriented on the carrier; and after removing the first diced IC die from the carrier, removing the diced IC die located on the carrier A second portion of the protective covering film on the second cut IC die. In some embodiments, the method includes stacking the first diced IC die on top of another IC die after removing the first diced IC die.

在一些實施例中,該方法,其中將IC晶粒自器件晶圓切塊以形成經切割之IC晶粒包括:作為將IC晶粒自器件晶圓切塊以形成經切割之IC晶粒之部分,移除位於器件晶粒之介於IC晶粒之間的區域上面之底部填充層及保護覆蓋薄膜。在一些實施例中,該方法包括引導雷射源器件在位於器件晶圓之在IC晶粒之間的區域上面之位置處發射經引導朝向保護覆蓋薄膜及底部填充層之光,使得保護覆蓋薄膜及底部填充層被分離成對應於器件晶圓之IC晶粒中之各別者的保護覆蓋薄膜之部分及底部填充層之部分。In some embodiments, the method, wherein dicing the IC die from the device wafer to form the diced IC die includes: as a step of dicing the IC die from the device wafer to form the diced IC die. Partially, remove the underfill layer and protective cover film located on the area of the device die between the IC dies. In some embodiments, the method includes directing the laser source device at a location on the device wafer over a region between the IC dies to emit light directed toward the protective cap film and the underfill layer such that the protective cap film and the underfill layer is separated into portions of the protective cover film and portions of the underfill layer corresponding to respective ones of the IC dies of the device wafer.

為了清楚起見,上文關於 1 8 之描述被併入或應用於關於 9 15 之描述(且反之亦然),除非另有描述。例如,除非另有描述,否則關於 1 8 所描述之元件、操作或實施例被併入或應用於關於 9 15 所描述之相似元件、操作或實施例之描述。例如,除非另有說明,否則關於 1 8 之載體112、切塊帶106及器件晶圓110之描述可適用於關於 9 至圖 5 之載體912、切塊帶906及器件晶圓910之描述。進一步地為了清楚起見,上文關於 1 8 之描述通常(但有例外)在下文關於 9 15 不再重複,但可併入至或適用於關於 9 15 所描述之任何態樣。亦應注意,關於 1 8 所描述之任何操作可被包括在關於 9 15 所描述之操作(或方法)中或與其結合(且反之亦然)。For clarity, the description above with respect to Figures 1-8 is incorporated or applied to the description with respect to Figures 9-15 (and vice versa ) unless otherwise described. For example, unless otherwise described , elements, operations, or embodiments described with respect to FIGS . 1-8 are incorporated into or applied to descriptions of similar elements , operations, or embodiments described with respect to FIGS . 9-15 . For example, descriptions regarding the carrier 112 , the dicing tape 106, and the device wafer 110 of FIGS . 1-8 may be applicable to the description regarding the carrier 912 , the dicing tape 906, and the device wafer of FIGS. 9-5 unless otherwise stated . Description of 910. Further for the sake of clarity, the descriptions above with respect to Figures 1 to 8 are generally (but with exceptions) not repeated below with respect to Figures 9 to 15 , but may be incorporated into or applicable to those described with respect to Figures 9 to 15 . any form of description. It should also be noted that any of the operations described with respect to Figures 1-8 may be included in or combined with the operations (or methods) described with respect to Figures 9-15 ( and vice versa ).

9 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓,該製作過程包括用於在載體上提供器件晶圓之第一操作。 Figure 9 illustrates a device wafer used in a fabrication process including a first operation for providing the device wafer on a carrier, in accordance with some embodiments of the invention.

9 之圖解900繪示定向在載體912上面之器件晶圓910。器件晶圓910可包括已製作在器件晶圓910上之任何數目個IC晶圓。載體912可包括框架908及切塊帶906中之一或多者。在一些實施例中,切塊帶906可為透明的或部分透明的。特定而言,在一些實施例中,切塊帶906對於用於執行如關於 12 進一步所描述之曝光操作之光之波長(或波長範圍)係透明的或部分透明的。Diagram 900 of FIG. 9 shows device wafer 910 oriented above carrier 912. Device wafer 910 may include any number of IC wafers that have been fabricated on device wafer 910 . The carrier 912 may include one or more of a frame 908 and a dicing strip 906 . In some embodiments, dicing tape 906 may be transparent or partially transparent. Specifically, in some embodiments, dicing strip 906 is transparent or partially transparent to the wavelength (or range of wavelengths) of light used to perform the exposure operations as further described with respect to FIG. 12 .

10 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓之經切割之IC晶粒,該製造過程包括用於將IC晶粒與器件晶圓分離之第二操作。 Figure 10 illustrates diced IC die from a device wafer used in a manufacturing process that includes a second operation for separating the IC die from the device wafer, according to some embodiments of the present invention.

10 之圖解1000繪示經切割之IC晶粒1020A至1020J (在本文中通常被稱為「經切割之IC晶粒1020」)。可注意到,提供經切割之IC晶粒1020A之1010J係出於說明目的而不是限制。在一些實施例中,可提供任何數目個經切割之IC晶粒1020。Diagram 1000 of FIG. 10 shows diced IC dies 1020A through 1020J (generally referred to herein as "diced IC dies 1020"). It may be noted that diced IC die 1020A to 1010J are provided for purposes of illustration and not limitation. In some embodiments, any number of diced IC dies 1020 may be provided.

在一些實施例中,經切割之IC晶粒1020被設置在載體912之切塊帶906上。器件晶圓110包括IC晶粒(例如,如 9 中所展示未經切割)。在一些實施例中,將器件晶圓910之IC晶粒與器件晶圓910分離(例如,切塊)以形成經切割之IC晶粒1020。在一些實施例中,對經切割之IC晶粒1020執行清潔操作以移除與將IC晶粒與器件晶圓910分離相關聯之任何鬆散顆粒。例如,可使用一或多種溶劑自載體912及經切割之IC晶粒1020移除鬆散顆粒。在一些實施例中,可執行任何類型之清潔操作以清潔載體912及經切割之IC晶粒1020。In some embodiments, diced IC die 1020 are disposed on dicing tape 906 of carrier 912 . Device wafer 110 includes IC dies (eg, uncut as shown in Figure 9 ). In some embodiments, the IC die of device wafer 910 are separated (eg, diced) from device wafer 910 to form diced IC die 1020 . In some embodiments, a cleaning operation is performed on the cut IC die 1020 to remove any loose particles associated with separating the IC die from the device wafer 910 . For example, one or more solvents may be used to remove loose particles from carrier 912 and diced IC die 1020. In some embodiments, any type of cleaning operation may be performed to clean carrier 912 and diced IC die 1020.

在一些實施例中,經切割之IC晶粒1020定位在切塊帶906上以在相鄰的經切割之IC晶粒1020之側之間提供開放空間(例如,開放空間1050A及1050B,在本文中亦被稱為「深蝕道」)。In some embodiments, diced IC die 1020 are positioned on dicing tape 906 to provide open spaces between sides of adjacent diced IC dies 1020 (e.g., open spaces 1050A and 1050B, herein Also known as the "deep erosion path").

在一些實施例中,器件晶圓910為非重構晶圓,如在 9 中所繪示。非重構晶圓可係指在其上直接製作電子電路(例如,多個IC晶粒)之半導體晶圓。對於使用非重構晶圓之一些實施例,載體912為在其上設置有未切塊之器件晶圓910 (例如,如在 9 中所繪示之非重構晶圓)之載體,在該載體上器件晶圓910被分離成經切割之IC晶粒1020,且在該載體上配置有底部填充層及保護覆蓋薄膜。在使用非重構晶圓之一些實施例中,所有經切割之IC晶粒1020均來自同一器件晶圓910。In some embodiments, device wafer 910 is a non-reconstructed wafer, as shown in FIG. 9 . A non-reconstructed wafer may refer to a semiconductor wafer on which electronic circuits (eg, multiple IC dies) are directly fabricated. For some embodiments using non-reconstructed wafers, carrier 912 is a carrier with an undiced device wafer 910 (eg, a non-reconstructed wafer as depicted in Figure 9 ) disposed thereon, in The device wafer 910 on the carrier is separated into diced IC dies 1020, and an underfill layer and a protective cover film are disposed on the carrier. In some embodiments using non-reconstructed wafers, all diced IC dies 1020 are from the same device wafer 910 .

在其他實施例中,可使用重構晶圓。重構晶圓可係指具有IC晶粒之晶圓,該等IC晶粒已自器件晶圓切塊,已自IC晶粒在其上被切塊之各別載體移除,並已附接(至少一些)至基板(例如,載體基板)或直接附接在不同載體之切塊帶上。在一些情況下,重構晶圓之經切割之IC晶粒可來自一或多個器件晶圓。In other embodiments, reconstructed wafers may be used. A reconstituted wafer may refer to a wafer having IC dies that have been diced from the device wafer, removed from the respective carrier on which the IC dies were diced, and attached (at least some) to a substrate (eg, a carrier substrate) or directly attached to a dicing tape on a different carrier. In some cases, the cleaved IC dies of the reconstructed wafer may be from one or more device wafers.

11 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓之經切割之IC晶粒,該製造過程包括用於在經切割之IC晶粒上面形成底部填充層及保護覆蓋薄膜之第三操作。 Figure 11 illustrates diced IC dies of a device wafer used in a manufacturing process that includes forming an underfill layer and a protective capping film over the diced IC dies, in accordance with some embodiments of the invention. The third operation.

11 之圖解1100繪示經切割之IC晶粒1020以及配置在經切割之IC晶粒1020上面之底部填充層1114及保護覆蓋薄膜1116。在一些實施例中,經切割之IC晶粒1020設置在載體912之切塊帶906上。經切割之IC晶粒1020定位在切塊帶906上,以在相鄰的經切割之IC晶粒1020之側之間提供開放空間(例如,深蝕道)。Diagram 1100 of FIG. 11 shows a diced IC die 1020 and an underfill layer 1114 and a protective cover film 1116 disposed over the diced IC die 1020 . In some embodiments, the diced IC die 1020 is disposed on the dicing tape 906 of the carrier 912 . The diced IC dies 1020 are positioned on the dicing tape 906 to provide open spaces (eg, deep etch channels) between the sides of adjacent diced IC dies 1020 .

在一些實施例中,底部填充層1114及保護覆蓋薄膜1116配置在經切割之IC晶粒1020及相鄰的經切割之IC晶粒1020之間的開放空間上面。保護覆蓋薄膜1116定位在底部填充層1114上面。應注意,底部填充層1114及保護覆蓋薄膜1116之配置在上文且特定而言係關於 2 進一步予以描述。在一些實施例中,底部填充層1114或保護覆蓋薄膜1116中之一或多者包括一或多個可光界定材料(在本文中亦被稱為「感光材料」)。可光界定可係指材料之特性,其中曝露於光(例如,特定範圍或特定波長)可致使該材料被改質(例如,材料性質之改變,例如硬化或軟化材料)。可藉由將可光界定材料曝露於光之圖案中來圖案化該材料。經硬化的可光界定材料可保留,而未硬化的(或退化的)可光界定材料可被移除,此產生可光界定材料之特定圖案。In some embodiments, underfill layer 1114 and protective cover film 1116 are disposed over open spaces between diced IC die 1020 and adjacent diced IC dies 1020 . A protective cover film 1116 is positioned over the underfill layer 1114 . It should be noted that the configuration of the underfill layer 1114 and protective cover film 1116 is further described above and specifically with respect to FIG. 2 . In some embodiments, one or more of underfill layer 1114 or protective cover film 1116 includes one or more photodefinable materials (also referred to herein as "photosensitive materials"). Photodefinable may refer to a property of a material wherein exposure to light (eg, a specific range or specific wavelength) causes the material to be modified (eg, a change in the material's properties, such as hardening or softening the material). The photodefinable material can be patterned by exposing the material to a pattern of light. The hardened photodefinable material can remain, while the unhardened (or degraded) photodefinable material can be removed, resulting in a specific pattern of photodefinable material.

在一些實施例中,可光界定材料可包括正性作用之可光界定材料。對於正性作用之可光界定材料,將光引導至該可光界定材料在意欲移除之區域中。當正性作用之可光界定材料曝露於光時,該材料之化學結構改變且變得更易溶於光顯影劑中。可光界定材料之此等曝露區域可用光顯影劑溶劑沖洗掉,留下下伏材料。未曝露於光的可光界定材料之區域不溶於光顯影劑。所要圖案之複本可應用於正性作用之可光界定材料。In some embodiments, the photodefinable material may include a positive-acting photodefinable material. For positive-acting photodefinable materials, light is directed to the photodefinable material in the area where removal is intended. When a positive-acting photodefinable material is exposed to light, the chemical structure of the material changes and becomes more soluble in the photodeveloper. These exposed areas of photodefinable material can be washed away with a photodeveloper solvent, leaving underlying material. Areas of photodefinable material that are not exposed to light are insoluble in the photodeveloper. A replica of the desired pattern can be applied to the positively acting photodefinable material.

在一些實施例中,可光界定材料可包括負性作用之可光界定材料。對於負性作用之可光界定材料,曝光可導致可光界定材料之化學結構聚合,此與正性作用之可光界定材料具有相反的效應。負性作用之可光界定材料可變得難以溶解,而不是變得更易溶解。因此,曝光的負性作用之可光界定材料可保留,而光致抗蝕劑顯影劑溶液起作用以移除未曝露於光之區域。所要特徵之反圖案可應用於負性作用之可光界定材料。In some embodiments, the photodefinable material may include a negative-acting photodefinable material. For negative-acting photodefinable materials, exposure can cause the chemical structure of the photodefinable material to polymerize, which has the opposite effect to positive-acting photodefinable materials. Negatively acting photodefinable materials can become less soluble rather than more soluble. Thus, the negative effects of exposure to photodefinable material can remain while the photoresist developer solution acts to remove areas not exposed to light. The inverse pattern of the desired characteristics can be applied to negatively acting photodefinable materials.

12 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓之經切割之IC晶粒,該製造過程包括用於執行曝光操作以在底部填充層或保護覆蓋薄膜中之一或多者上產生圖案之第四操作。 12 illustrates diced IC dies of a device wafer used in a fabrication process that includes performing an exposure operation to form one of an underfill layer or a protective capping film , in accordance with some embodiments of the invention. The fourth operation to produce patterns on more than one.

12 之圖解1200繪示曝光操作之效能,以在底部填充層1114或保護覆蓋薄膜1116中之一或多者上產生圖案1256。圖案可係指在材料上產生之設計,其中材料之一些區域基於彼等區域對光之曝光改變材料之材料性質(例如,固化材料),而材料之其他區域基於不存在沒有曝光,不具有材料之特性之改變。曝光操作可係指將一或多個光波長(或光之波長範圍)施加至可光界定材料。曝光操作可基於曝光在可光界定材料中或上產生圖案。除了光之波長,在曝光操作中,亦可控制曝光之持續時間或曝光功率中之一或多者。 Diagram 1200 of FIG. 12 illustrates the performance of an exposure operation to produce pattern 1256 on one or more of underfill layer 1114 or protective cover film 1116. A pattern may refer to a design created on a material in which some areas of the material change the material properties of the material based on exposure of those areas to light (e.g., curing the material), while other areas of the material have no material properties based on the absence of exposure. changes in characteristics. The exposure operation may refer to the application of one or more wavelengths (or ranges of wavelengths of light) of light to the photodefinable material. The exposure operation may produce a pattern in or on the photodefinable material based on the exposure. In addition to the wavelength of light, one or more of the exposure duration or exposure power can also be controlled during the exposure operation.

在一些實施例中並且如圖所示,光源1252使光1254穿過切塊帶906之底側且穿過開放空間投射至底部填充層1114及保護覆蓋薄膜1116之區域以形成圖案1256。圖案1256以虛線表示底部填充層1114及保護覆蓋薄膜1116之區域(例如,在深蝕道上面),以展示由於光1254曝露穿過經切割之IC晶粒1020之間的深蝕道而已改質彼等區域處之底部填充層1114及保護覆蓋薄膜1116。應注意,在曝光操作中,經切割之IC晶粒1020之深蝕道可用作「虛擬」遮罩。在光1254穿過深蝕道向上投射之一些實施例中,底部填充層1114及保護覆蓋薄膜1116中包括之一或多個可光界定材料為正性作用之可光界定材料。在光1254穿過深蝕道向上投射之一些實施例中,底部填充層1114對於曝光操作中使用之光之波長無透明的或部分透明的。In some embodiments and as shown, light source 1252 projects light 1254 through the underside of dicing tape 906 and through the open space to areas of underfill layer 1114 and protective cover film 1116 to form pattern 1256 . Pattern 1256 represents areas of underfill layer 1114 and protective capping film 1116 (e.g., above the etch channels) in dashed lines to demonstrate modification due to exposure of light 1254 through the etch channels between diced IC dies 1020 Underfill layer 1114 and protective cover film 1116 in these areas. It should be noted that during the exposure operation, the recessed channels of the cut IC die 1020 can be used as a "virtual" mask. In some embodiments in which light 1254 is projected upwardly through the etch channel, the one or more photodefinable materials included in the underfill layer 1114 and the protective cover film 1116 are positive-acting photodefinable materials. In some embodiments where light 1254 is projected upwardly through the etch channel, the underfill layer 1114 is opaque or partially transparent to the wavelength of light used in the exposure operation.

在一些實施例中且如 12 中所繪示,底部填充層1114及保護覆蓋薄膜1116兩者均包括一或多個可光界定材料,使得可使用曝光操作在底部填充層1114及保護覆蓋薄膜1116上形成圖案。在其他實施例中,底部填充層1114或保護覆蓋薄膜1116中之一或多者不包括可光界定材料。例如,底部填充層1114可包括一或多個可光界定材料,且保護覆蓋薄膜1116不包括可光界定材料。In some embodiments and as shown in FIG. 12 , both the underfill layer 1114 and the protective cover film 1116 include one or more photodefinable materials such that an exposure operation can be used to form the underfill layer 1114 and the protective cover film 1116 pattern is formed on it. In other embodiments, one or more of the underfill layer 1114 or the protective cover film 1116 does not include a photodefinable material. For example, underfill layer 1114 may include one or more photodefinable materials, and protective cover film 1116 may include no photodefinable material.

在一些實施例中,為了執行曝光操作以在底部填充層1114或保護覆蓋薄膜1116中之一或多者上產生圖案,使光穿過保護覆蓋薄膜1116之頂部表面投射至底部填充層1114以形成圖案。例如,遮罩(或無遮罩)曝光操作可自保護覆蓋薄膜1116上方投射光以形成圖案。在此類實施例中,底部填充層1114或保護覆蓋薄膜1116之一或多個可光界定材料可包括正性作用之或負性作用之可光界定材料。在光自保護覆蓋薄膜1116上面投射之一些實施例中,至少保護覆蓋薄膜1116對於曝光操作中使用之光之波長為透明的或部分透明的。In some embodiments, to perform an exposure operation to create a pattern on one or more of underfill layer 1114 or protective cover film 1116 , light is projected through the top surface of protective cover film 1116 to underfill layer 1114 to form pattern. For example, a masked (or maskless) exposure operation may project light from above the protective cover film 1116 to form a pattern. In such embodiments, one or more of the photodefinable materials of the underfill layer 1114 or the protective cover film 1116 may include positive-acting or negative-acting photodefinable materials. In some embodiments where light is projected from the protective cover film 1116, at least the protective cover film 1116 is transparent or partially transparent to the wavelength of light used in the exposure operation.

13 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓之經切割之IC晶粒,該製造過程包括用於在相鄰的經切割之IC晶粒之側之間的開放空間上面之區域移除底部填充層及保護覆蓋薄膜之第五操作。 Figure 13 illustrates cleaved IC dies of a device wafer used in a fabrication process that includes openings between sides of adjacent cleaved IC dies, in accordance with some embodiments of the invention. The fifth operation is to remove the underfill layer and protective covering film from the area above the space.

13 之圖解1300繪示基於圖案在相鄰的經切割之IC晶粒1020之側之間的開放空間上面之區域處移除底部填充層1114及保護覆蓋薄膜1116,以形成保護覆蓋薄膜之部分1316及底部填充層之部分1314。Diagram 1300 of FIG. 13 illustrates pattern-based removal of underfill layer 1114 and protective capping film 1116 at an area above the open space between sides of adjacent diced IC dies 1020 to form portions of the protective capping film. 1316 and part 1314 of the underfill layer.

在一些實施例中,為了在開放空間上面之區域處移除底部填充層1114及保護覆蓋薄膜1116,可執行一顯影操作。顯影操作可包括將底部填充層1114及保護覆蓋薄膜1116曝露於顯影溶液(例如,化學移除),以移除在開放空間上面之區域(例如,其已經圖案化)處之底部填充層1114及保護覆蓋薄膜1116。例如,溶劑可包括丙酮或氫氧化四甲基銨(TMAH)中之一或多者。在一些實施例中,顯影操作亦包括清潔操作,以清潔由在開放空間上面之區域處移除底部填充層1114及保護覆蓋薄膜1116所產生之鬆散顆粒。例如,異丙醇(IPA)可用於清潔鬆散顆粒。In some embodiments, a development operation may be performed in order to remove the underfill layer 1114 and protective cover film 1116 at the area above the open space. The developing operation may include exposing the underfill layer 1114 and the protective cover film 1116 to a developing solution (e.g., chemical removal) to remove the underfill layer 1114 in areas above the open space (e.g., that have been patterned) and Protective cover film 1116. For example, the solvent may include one or more of acetone or tetramethylammonium hydroxide (TMAH). In some embodiments, the developing operation also includes a cleaning operation to clean loose particles produced by removing the underfill layer 1114 and the protective cover film 1116 at the area above the open space. For example, isopropyl alcohol (IPA) can be used to clean loose particles.

14A 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓之經切割之IC晶粒,該製造過程包括用於移除保護覆蓋薄膜之一或多個部分之第六操作。 14A illustrates diced IC dies of a device wafer used in a manufacturing process that includes a sixth operation for removing one or more portions of a protective cover film , in accordance with some embodiments of the invention.

14A 之圖解1400類似於 5A 之圖解500,且為了簡潔起見,此處不全部地重複關於 5A 之描述。在一些實施例中,自經切割之IC晶粒1020移除保護覆蓋薄膜之一或多個部分1316。在一些實施例中,如所繪示,脫膠操作移除保護覆蓋薄膜之所有部分1316。在移除保護覆蓋薄膜之所有部分1316之後,可自載體912移除經切割之IC晶粒1020,並將其用於後續操作,例如關於 6 所描述之晶粒堆疊。The illustration 1400 of Figure 14A is similar to the illustration 500 of Figure 5A , and for the sake of brevity, the description of Figure 5A is not repeated here in its entirety. In some embodiments, one or more portions 1316 of the protective cover film are removed from the diced IC die 1020. In some embodiments, as shown, the degumming operation removes all portions 1316 of the protective cover film. After all portions of the protective cover film 1316 are removed, the diced IC die 1020 may be removed from the carrier 912 and used in subsequent operations, such as die stacking as described with respect to FIG. 6 .

14B 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓之經切割之IC晶粒,該製造過程包括用於移除保護覆蓋薄膜之一或多個部分之第七操作。 Figure 14B illustrates diced IC dies of a device wafer used in a manufacturing process that includes a seventh operation for removing one or more portions of a protective cover film, in accordance with some embodiments of the invention.

14B 之圖解1450展示保護覆蓋薄膜之選擇性移除部分1316。 14B 之圖解1450類似於 5B 之圖解550,且為了簡潔起見,此處不全部地重複關於 5B 之描述。Illustration 1450 of Figure 14B shows selectively removed portions 1316 of the protective cover film. Illustration 1450 of Figure 14B is similar to illustration 550 of Figure 5B , and for the sake of brevity, the description of Figure 5B is not repeated here in its entirety.

在一些實施例中,載體912上之一或多個經切割之晶粒可讓保護覆蓋薄膜之各別部分被移除(例如,選擇性脫膠操作),而載體912上之其他經切割之IC晶粒未讓保護覆蓋薄膜之各別部分被移除。在一些實施例中,可移除第一經切割之晶粒上面的保護覆蓋薄膜之第一部分。可自載體912移除第一經切割之晶粒。在自載體912移除第一經切割之IC晶粒之後,移除在第二IC晶粒上面的保護覆蓋薄膜之第二部分。在一些實施例中,在移除第一經切割之IC晶粒之後,如關於 6 所描述,第一經切割之IC晶粒堆疊在另一IC晶粒上面。In some embodiments, one or more diced dies on carrier 912 allow respective portions of the protective cover film to be removed (eg, a selective debonding operation), while other diced ICs on carrier 912 The die did not allow individual portions of the protective covering film to be removed. In some embodiments, a first portion of the protective cover film over the first diced die may be removed. The first diced die may be removed from carrier 912 . After the first diced IC die is removed from carrier 912, the second portion of the protective cover film over the second IC die is removed. In some embodiments, after the first diced IC die is removed, the first diced IC die is stacked on top of another IC die as described with respect to FIG. 6 .

在一些實施例中,可移除經切割之IC晶粒1020之第一經切割之IC晶粒的保護覆蓋薄膜之部分。可保留第一經切割之IC晶粒之底部填充層。載體912可包括開放區域,在該開放區域處,先前已移除第二經切割之IC晶粒,其中第二經切割之晶粒在移除第一經切割之IC晶粒之保護覆蓋薄膜之前已被移除。第三經切割之IC晶粒亦可定向在載體912上面。第三經切割之IC晶粒上面之保護覆蓋薄膜及底部填充層仍保留(例如,當自載體912移除第一或第二經切割之IC晶粒時),並保護第三經切割之IC晶粒及其底部填充層之一部分免受污染。In some embodiments, a portion of the protective cover film of the first diced IC die of diced IC die 1020 may be removed. The underfill layer of the first cut IC die can be retained. Carrier 912 may include an open area where a second diced IC die has been previously removed prior to removal of the protective cover film of the first diced IC die. has been removed. The third diced IC die may also be oriented on the carrier 912 . The protective cover film and underfill layer over the third diced IC die remain (eg, when the first or second diced IC die is removed from carrier 912 ) and protect the third diced IC The die and one of its underfill layers are partially protected from contamination.

下文可描述 1 6 9 14B 之元件以有助於繪示 15 之方法1500。方法1500可作為一或多個操作來執行。可注意到,方法1500可以任何次序執行,且可包括相同、不同、更多或更少的操作。可注意到,方法1500可由一或多件半導體製作設備或製造工具執行,下文中被稱為製作設備。Components of FIGS. 1-6 and 9-14B may be described below to facilitate illustrating the method 1500 of FIG . 15 . Method 1500 may be performed as one or more operations. It may be noted that method 1500 may be performed in any order and may include the same, different, more, or fewer operations. It may be noted that method 1500 may be performed by one or more pieces of semiconductor fabrication equipment or fabrication tools, hereinafter referred to as fabrication equipment.

15 根據本發明之一些實施例繪示在經切割之IC晶粒上方使用保護覆蓋薄膜及底部填充層之製造過程的流程圖。 15 illustrates a flow diagram of a manufacturing process using a protective capping film and an underfill layer over a diced IC die , in accordance with some embodiments of the present invention.

在方法1500之操作1505中,製作設備提供器件晶圓。器件晶圓可包括多個未切塊之IC晶粒。在一些實施例中,器件晶圓可設置在載體之切塊帶上。In operation 1505 of method 1500, fabrication equipment provides device wafers. A device wafer may include multiple undiced IC dies. In some embodiments, device wafers may be disposed on a dicing tape of a carrier.

在操作1510處,製作設備將IC晶粒與器件晶圓分離,以形成經切割之IC晶粒。在一些實施例中,經切割之IC晶粒定位在切塊帶上,以在相鄰的經切割之IC晶粒之側之間提供開放空間。At operation 1510, the fabrication equipment separates the IC die from the device wafer to form diced IC die. In some embodiments, diced IC dies are positioned on the dicing tape to provide open space between sides of adjacent diced IC dies.

在操作1515處,製作設備執行清潔操作。清潔操作可移除與將IC晶粒與器件晶圓分離相關聯之鬆散顆粒。At operation 1515, the production device performs a cleaning operation. Cleaning operations can remove loose particles associated with separating IC dies from device wafers.

在操作1520處,提供經切割之IC晶粒。在一些實施例中,經切割之IC晶粒設置在載體之切塊帶上。如上文所述,將經切割之IC晶粒定位在切塊帶上,以在相鄰的經切割之IC晶粒之側之間提供開放空間。At operation 1520, diced IC dies are provided. In some embodiments, the diced IC dies are disposed on a dicing tape of the carrier. As described above, the diced IC dies are positioned on the dicing tape to provide open space between the sides of adjacent diced IC dies.

在操作1525處,製作設備在經切割之IC晶粒及相鄰的經切割之IC晶粒之側之間的開放空間上面配置底部填充層及保護覆蓋薄膜。保護覆蓋薄膜定位於底部填充層上面。在一些實施例中,底部填充層及保護覆蓋薄膜包括一或多個可光界定材料。At operation 1525, the fabrication equipment disposes an underfill layer and a protective cover film over the open space between the diced IC die and the sides of adjacent diced IC dies. A protective cover film is positioned over the underfill layer. In some embodiments, the underfill layer and protective cover film include one or more photodefinable materials.

在一些實施例中,製作設備單獨地配置底部填充層及底部填充層。例如,製作設備在經切割之IC晶粒上面及相鄰的經切割之IC晶粒側之間的開放空間上面配置底部填充層。底部填充層包括一或多個可光界定材料。然後,製作設備在底部填充層上面配置保護覆蓋薄膜。In some embodiments, the fabrication equipment configures the underfill layer and the underfill layer separately. For example, the fabrication equipment places an underfill layer on top of the diced IC die and on the open space between the sides of adjacent diced IC dies. The underfill layer includes one or more photodefinable materials. The manufacturing equipment then places a protective cover film on top of the underfill layer.

在操作1530處,製作設備執行曝光操作。曝光操作可在底部填充層或保護覆蓋薄膜中之一或多者上產生圖案。At operation 1530, the production device performs an exposure operation. The exposure operation may produce a pattern on one or more of the underfill layer or the protective cover film.

在一些實施例中,為了執行曝光操作以在底部填充層及保護覆蓋薄膜上產生圖案,製作設備使光穿過切塊帶之下側並穿過開放空間投射至在開放空間上面的底部填充層及保護性覆蓋物之區域以形成圖案。In some embodiments, to perform an exposure operation to create a pattern on the underfill layer and protective cover film, the fabrication device projects light through the underside of the dicing tape and through the open space to the underfill layer above the open space. and areas of protective covering to create patterns.

在一些實施例中,為了執行曝光操作以在底部填充層及保護覆蓋薄膜上產生圖案,製作設備使光穿過保護覆蓋薄膜之頂部表面投射至底部填充層以形成圖案。In some embodiments, to perform an exposure operation to create a pattern on the underfill layer and the protective cover film, the fabrication device projects light through the top surface of the protective cover film onto the underfill layer to form the pattern.

在一些實施例中,執行曝光操作以在底部填充層上產生圖案。保護覆蓋薄膜可具有或可不具有可光界定材料,且可使用曝光操作來圖案化或可不圖案化。In some embodiments, an exposure operation is performed to create a pattern on the underfill layer. The protective cover film may or may not have a photodefinable material, and may or may not be patterned using an exposure operation.

在操作1535處,製作設備在開放空間上面之區域處移除底部填充層及保護覆蓋薄膜。在一些實施例中,製作設備基於該圖案在相鄰的經切割之IC晶粒之側之間的開放空間上面之區域處移除底部填充層及保護覆蓋薄膜,以形成配置在經切割之IC晶粒上面的底部填充層之部分及保護覆蓋薄膜之部分。At operation 1535, the fabrication equipment removes the underfill layer and protective cover film in the area above the open space. In some embodiments, fabrication equipment removes an underfill layer and a protective cover film based on the pattern at an area above the open space between sides of adjacent diced IC dies to form a configuration on the diced IC dies. The part of the underfill layer above the die and the part of the protective covering film.

在一些實施例中,製作設備自經切割之IC晶粒移除保護覆蓋薄膜之一或多個部分。在一些實施例中,移除保護覆蓋薄膜之一或多個部分使得在經切割之IC晶粒上面的底部填充層之各別一或多個部分曝露。In some embodiments, fabrication equipment removes one or more portions of the protective cover film from the diced IC die. In some embodiments, removing one or more portions of the protective cover film exposes respective one or more portions of the underfill layer over the diced IC die.

在一些實施例中,自經切割之IC晶粒移除保護覆蓋薄膜之一或多個部分包括使用脫膠操作來移除保護覆蓋薄膜之部分,該脫膠操作移除了保護覆蓋薄膜之所有部分。In some embodiments, removing one or more portions of the protective cover film from the diced IC die includes removing portions of the protective cover film using a degumming operation that removes all portions of the protective cover film.

在一些實施例中,自經切割之IC晶粒移除保護覆蓋薄膜之一或多個部分包括移除在第一經切割之IC晶粒上面的保護覆蓋薄膜之第一部分。自載體移除第一經切割之IC晶粒。經切割之IC晶粒經定向在載體上面。在自載體移除第一經切割之IC晶粒之後,移除在第二經切割之IC晶粒上面的保護覆蓋薄膜之第二部分。In some embodiments, removing one or more portions of the protective cover film from the diced IC die includes removing a first portion of the protective cover film over the first diced IC die. The first cut IC die is removed from the carrier. The cut IC dies are oriented on the carrier. After removing the first diced IC die from the carrier, the second portion of the protective cover film over the second diced IC die is removed.

在一些實施例中,製作設備自載體移除使保護覆蓋薄膜之各別部分被移除之經切割之IC晶粒。在一些實施例中,製作設備將經切割之晶粒堆疊在另一IC晶粒或例如基板(例如,覆晶)之不同物件上面。In some embodiments, the fabrication equipment removes the diced IC die from the carrier such that respective portions of the protective cover film are removed. In some embodiments, the fabrication equipment stacks the diced die on top of another IC die or a different object such as a substrate (eg, flip chip).

在一些實施例中,製作設備基於圖案在鄰近經切割之IC晶粒之側之間的開放空間上面之區域處移除底部填充層,以產生配置在經切割之IC晶粒上面的底部填充層之部分。可移除或可不移除區域處之保護覆蓋薄膜。保護覆蓋薄膜可包括或不包括可光界定材料,且可或可不經切割成保護覆蓋薄膜之部分。在一些情況下,除了使用可光界定材料(例如,雷射、鋸等)以外,可將保護覆蓋薄膜切割成部分。在一些實施例中,在移除開放空間上面之區域處之底部填充層之前,移除保護覆蓋薄膜。In some embodiments, the fabrication equipment removes the underfill layer based on the pattern at an area above the open space between adjacent sides of the cleaved IC die to produce an underfill layer disposed over the cleaved IC die. part. Protective covering film in removable or non-removable areas. The protective cover film may or may not include photodefinable material, and may or may not be cut into portions of the protective cover film. In some cases, instead of using a photodefinable material (eg, laser, saw, etc.), the protective cover film can be cut into portions. In some embodiments, the protective cover film is removed prior to removing the underfill layer in the area above the open space.

在一些實施例中,一種方法包括:在載體之切塊帶上提供經切割之積體電路(IC)晶粒,其中將經切割之IC晶粒定位在切塊帶上,以在相鄰的經切割之IC晶粒之側之間提供開放空間;在經切割之IC晶粒及相鄰的經切割之IC晶粒之側之間的開放空間上面配置底部填充層,其中底部填充層包括一或多個可光界定材料;在底部填充層上面配置保護覆蓋薄膜;執行曝光操作以在底部填充層上產生圖案;及基於圖案,在相鄰的經切割之IC晶粒之側之間的開放空間上面之區域處移除底部填充層,以形成底部填充層之配置在經切割之IC晶粒上面之部分。In some embodiments, a method includes providing diced integrated circuit (IC) dies on a dicing tape of a carrier, wherein the diced IC dies are positioned on the dicing tape to be on adjacent dicing tapes. An open space is provided between the sides of the cut IC die; an underfill layer is disposed on the open space between the sides of the cut IC die and the adjacent cut IC die, wherein the underfill layer includes an or a plurality of photodefinable materials; disposing a protective cover film over the underfill layer; performing an exposure operation to create a pattern on the underfill layer; and based on the pattern, openings between sides of adjacent cleaved IC dies The underfill layer is removed from the area above the space to form a portion of the underfill layer disposed above the cut IC die.

在一些實施例中,該方法進一步包括在載體之切塊帶上提供器件晶圓,其中該器件晶圓包括IC晶粒;及將IC晶粒自器件晶圓分離,以形成經切割之IC晶粒。在一些實施例中,該方法,其中執行曝光操作以在底部填充層上產生圖案包括使光穿過切塊帶之下側及開放空間投射至底部填充層之區域以形成圖案。In some embodiments, the method further includes providing a device wafer on a dicing tape of the carrier, wherein the device wafer includes an IC die; and separating the IC die from the device wafer to form a diced IC die. grain. In some embodiments, the method, wherein performing an exposure operation to create a pattern on the underfill layer includes projecting light through an underside of the dicing strip and the open space to an area of the underfill layer to form the pattern.

16 為根據本發明之實施例製作之計算器件。計算器件1600可包括多個組件。在一個實施例中,組件附接至一或多個電路板上,例如母板。在替代實施例中,將此等組件中之一些或全部製作至單個系統單晶片(SoC)晶粒上,例如用於行動器件之SoC。在實施例中,計算器件1600中之組件包括但不限於堆疊式IC晶粒1602及至少一個通信邏輯單元1608。在一些實施例中,通信邏輯單元1608被製作在單獨的積體電路晶片中,該積體電路晶片可接合至與堆疊式IC晶粒1602共用或電耦接至該堆疊式IC晶粒之基板或母板。堆疊式IC晶粒1602可包括例如IC晶粒622B、底部填充物622A、IC晶粒624B、底部填充層624A及IC晶粒628。可注意到,在實施例中,堆疊式IC晶粒1602可包括額外元件(例如,堆疊式晶粒上之額外IC晶粒、處理器等)。在另一實例中,堆疊式IC晶粒1602可包括本文中所描述之一些或全部元件,以及包括額外元件。 Figure 16 shows a computing device fabricated in accordance with an embodiment of the present invention. Computing device 1600 may include a number of components. In one embodiment, the components are attached to one or more circuit boards, such as a motherboard. In alternative embodiments, some or all of these components are fabricated onto a single system-on-chip (SoC) die, such as an SoC for mobile devices. In an embodiment, components in computing device 1600 include, but are not limited to, stacked IC die 1602 and at least one communication logic unit 1608 . In some embodiments, communication logic unit 1608 is fabricated in a separate integrated circuit die that may be bonded to a substrate that is common with stacked IC die 1602 or electrically coupled to the stacked IC die. or motherboard. Stacked IC die 1602 may include, for example, IC die 622B, underfill 622A, IC die 624B, underfill layer 624A, and IC die 628. It may be noted that in embodiments, the stacked IC die 1602 may include additional components (eg, additional IC dies on the stacked die, processors, etc.). In another example, stacked IC die 1602 may include some or all of the elements described herein, as well as additional elements.

計算器件1600可包括可或可不實體地及電耦接至母板或被製作在SoC晶粒內之其他組件。此等其他組件包括但不限於揮發性記憶體1610 (例如,DRAM)、非揮發性記憶體1612 (例如,ROM或快閃記憶體)、圖形處理單元1614 (GPU)、數位信號處理器1616、加密處理器1642 (例如,執行硬體內之加密演算法之專用處理器)、晶片組1620、至少一個天線1622 (在一些實施例中,可使用兩個或多於兩個天線)、顯示器或觸控螢幕顯示器1624 (例如,可包括堆疊式IC晶粒602)、觸控螢幕控制器1626、電池1628或其他電源、功率放大器(未展示)、電壓調節器(未展示)、全球定位系統(GPS)器件1627、羅盤(未展示)、運動共處理器或感測器1632 (可包括加速度計、陀螺儀及羅盤) (未展示)、麥克風(未展示)、揚聲器1634、攝影機1636、使用者輸入器件1638 (例如鍵盤、滑鼠、手寫筆及觸控板)以及大容量儲存器件1640 (例如,硬碟機、光碟(CD))、數位通用磁碟(DVD)等)。計算器件1600可併有本文中未描述之其他傳輸、電信或無線電功能。在一些實施例中,計算器件1600包括無線電,該無線電用於藉由調變及輻射空氣或空間中之電磁波在遠距離上進行通信。在另外實施例中,計算器件1600包括用於藉由調變及輻射空氣或空間中之電磁波在遠距離上進行通信之發射器及接收器(或收發器)。Computing device 1600 may include other components that may or may not be physically and electrically coupled to the motherboard or fabricated within the SoC die. Such other components include, but are not limited to, volatile memory 1610 (e.g., DRAM), non-volatile memory 1612 (e.g., ROM or flash memory), graphics processing unit 1614 (GPU), digital signal processor 1616, Crypto processor 1642 (e.g., a dedicated processor that executes cryptographic algorithms in hardware), chipset 1620, at least one antenna 1622 (in some embodiments, two or more antennas may be used), a display, or a touch screen. Touch screen display 1624 (for example, may include stacked IC die 602), touch screen controller 1626, battery 1628 or other power source, power amplifier (not shown), voltage regulator (not shown), global positioning system (GPS) ) device 1627, compass (not shown), motion co-processor or sensor 1632 (can include accelerometer, gyroscope and compass) (not shown), microphone (not shown), speaker 1634, camera 1636, user input Devices 1638 (such as keyboards, mice, stylus pens, and trackpads) and mass storage devices 1640 (such as hard drives, compact discs (CDs), digital versatile disks (DVDs), etc.). Computing device 1600 may incorporate other transmission, telecommunications, or radio functions not described herein. In some embodiments, computing device 1600 includes a radio for communicating over long distances by modulating and radiating electromagnetic waves in air or space. In another embodiment, computing device 1600 includes transmitters and receivers (or transceivers) for communicating over long distances by modulating and radiating electromagnetic waves in air or space.

通信邏輯單元1608啟用無線通信,以用於往返計算器件1600傳送資料。術語「無線」及其派生詞可用於描述電路、器件、系統、方法、技術、通信通道等,此等電路、器件、系統、方法、技術、通信通道等可藉由使用經過非固體媒體之調變電磁輻射來傳遞資料。該術語並不意謂相關聯器件不包括任何電線,儘管在一些實施例中其可能沒有。通信邏輯單元1608可實施多種無線標準或協定中之任一者,包括但不限於Wi-Fi (IEEE 802.11系列)、WiMAX (IEEE 802.16系列)、IEEE 802.20、長期演進(LTE)、Ev-DO、HSPA+、HSDPA+、HSUPA+、EDGE、GSM、GPRS、CDMA、TDMA、DECT、紅外線(IR)、近場通信(NFC)、藍牙及其衍生物,以及經指定為3G、4G、5G及超過5G之任何其他無線協定。計算器件1600可包括多個通信邏輯單元1608。例如,第一通信邏輯單元1608可專用於較短距離之無線通信,例如Wi-Fi、NFC及藍牙,而第二通信邏輯單元1608可專用於較長距離之無線通信,例如,GPS、EDGE、GPRS、CDMA、WiMAX、LTE、Ev-DO等。Communications logic 1608 enables wireless communications for transferring data to and from computing device 1600 . The term "wireless" and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communication channels, etc. that may be mediated through the use of non-solid media Transform electromagnetic radiation to transmit data. This term does not mean that the associated device does not include any wires, although in some embodiments it may not. Communications logic 1608 may implement any of a variety of wireless standards or protocols, including, but not limited to, Wi-Fi (IEEE 802.11 series), WiMAX (IEEE 802.16 series), IEEE 802.20, Long Term Evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Infrared (IR), Near Field Communication (NFC), Bluetooth and their derivatives, and anything designated as 3G, 4G, 5G and beyond 5G Other wireless protocols. Computing device 1600 may include a plurality of communication logic units 1608 . For example, the first communication logic unit 1608 may be dedicated to shorter range wireless communications, such as Wi-Fi, NFC, and Bluetooth, while the second communication logic unit 1608 may be dedicated to longer range wireless communications, such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, etc.

處理器1604 (在本文中亦被稱為「處理器件」)可係指處理來自暫存器及/或記憶體之電子資料以將該電子資料轉換成可儲存在暫存器及/或記憶體中之其他電子資料的任何器件或器件之一部分。處理器1604表示一或多個通用處理器件,例如微處理器、中央處理單元等。更特定而言,處理器1604可為複雜指令集計算(CISC)微處理器、精簡指令集計算(RISC)微處理器、超長指令字(VLIW)微處理器或者實施其他指令集之處理器或實施若干指令集之組合之若干處理器。處理器1604亦可為一或多個專用處理器件,例如特殊應用積體電路(ASIC)、場可程式化閘陣列(FPGA)、數位信號處理器(DSP)、網路處理器等等。Processor 1604 (also referred to herein as a "processing device") may refer to processing electronic data from a register and/or memory to convert the electronic data into a form that can be stored in the register and/or memory. Any device or part of a device containing other electronic data. Processor 1604 represents one or more general-purpose processing devices, such as a microprocessor, central processing unit, etc. More specifically, processor 1604 may be a complex instruction set computing (CISC) microprocessor, a reduced instruction set computing (RISC) microprocessor, a very long instruction word (VLIW) microprocessor, or a processor that implements other instruction sets. Or several processors that implement a combination of several instruction sets. The processor 1604 may also be one or more special purpose processing devices, such as an application specific integrated circuit (ASIC), a field programmable gate array (FPGA), a digital signal processor (DSP), a network processor, etc.

在各種實施例中,計算器件1600可為膝上型電腦、迷你筆記型電腦、筆記型電腦、超極本電腦、智慧型電話、非智慧型電話、平板電腦、平板/膝上型電腦混合產品、個人數位助理(PDA)、超級行動PC、行動電話、桌上型電腦、伺服器、印表機、掃描器、監視器、機上盒、娛樂控制單元、數位攝影機、攜帶型音樂播放器或數位錄像機。在其他實施例中,計算器件1600可為處理資料之任何其他電子器件。In various embodiments, the computing device 1600 may be a laptop, a mini-notebook, a notebook, an Ultrabook, a smartphone, a non-smartphone, a tablet, a tablet/laptop hybrid , personal digital assistant (PDA), super mobile PC, mobile phone, desktop computer, server, printer, scanner, monitor, set-top box, entertainment control unit, digital video camera, portable music player or Digital video recorder. In other embodiments, computing device 1600 may be any other electronic device that processes data.

已在電腦記憶體內之演算法及資料位之操作之符號表示的形式來呈現前面之詳細描述之一些部分。此等演算法描述及表示為由熟習資料處理技術者用於以向其他熟習此項技術者傳達其工作之本質的方式。演算法此處且通常被認為導致所要結果之自洽操作序列。操作為需要物理操縱物理量之操作。通常,但非必需地,此等量可採取能夠儲存、組合、比較或以其他方式操縱之電或磁信號之形式。將此等信號稱作位、值、元素、符號、字符、項、數位等等有時已證明係便利的(主要出於共用之原因)。Some portions of the foregoing detailed description have been presented in terms of symbolic representations of algorithms and operations on data bits within computer memory. These algorithm descriptions and representations are the means used by those skilled in the data processing arts to convey the nature of their work to others skilled in the art. An algorithm is here and generally thought of as a self-consistent sequence of operations that leads to a desired result. Operations are operations that require physical manipulation of physical quantities. Usually, but not necessarily, these quantities may take the form of electrical or magnetic signals capable of being stored, combined, compared, or otherwise manipulated. It has sometimes proven convenient (mainly for reasons of commonality) to refer to such signals as bits, values, elements, symbols, characters, terms, digits, etc.

然而,應記住,所有此等術語及類似術語均與適當的物理量相關聯,且僅作為應用於此等量之方便標籤。本發明可係指電腦系統或類似電子計算器件之動作及過程,其將表示為電腦系統之暫存器及記憶體內之物理(電子)量之資料操縱及變換為類似地表示為電腦系統記憶體或暫存器或其他此類資訊儲存系統內之物理量之其他資料。However, it should be remembered that all these and similar terms are associated with the appropriate physical quantities and are merely convenient labels applied to such quantities. The present invention may refer to the actions and processes of a computer system or similar electronic computing device, which manipulates and transforms data represented as physical (electronic) quantities in the registers and memories of the computer system into similarly represented as the memory of the computer system. or other data of physical quantities within a register or other such information storage system.

本發明亦係關於用於執行本文中操作之裝置。此裝置可為特定目的而專門構造,或其可包括由儲存在電腦中之電腦程式選擇性地啟動或重新組態之通用電腦。此電腦程式可儲存在電腦可讀儲存媒體中,例如但不限於任何類型之磁碟,包括軟碟、光碟、CD-ROM及磁光碟、唯讀記憶體(ROM)、隨機存取記憶體(RAM)、EPROM、EEPROM、磁或光卡,或適用於儲存電子指令之任何類型之媒體,每一者都耦接至電腦系統匯流排。The invention also relates to apparatus for performing the operations herein. This device may be specially constructed for a specific purpose, or it may comprise a general-purpose computer selectively activated or reconfigured by a computer program stored in the computer. This computer program may be stored on a computer-readable storage medium, such as, but not limited to, any type of disk, including floppy disks, optical disks, CD-ROMs and magneto-optical disks, read-only memory (ROM), random access memory ( RAM), EPROM, EEPROM, magnetic or optical cards, or any type of media suitable for storing electronic instructions, each coupled to a computer system bus.

本發明中所呈現之演算法或操作並不固有地與任何特定電腦或其他裝置有關。根據本文中之教示,各種通用系統可與程式一起使用,或可證明構造更專用裝置以執行該方法為方便的。各種此等系統之結構將如下文描述中所述。另外,不參考任何特定程式設計語言描述本發明。應瞭解,可使用各種程式設計語言來實施如本文中所描述之本發明之教示。The algorithms or operations presented in this disclosure are not inherently related to any particular computer or other device. Various general-purpose systems may be used with programs in accordance with the teachings herein, or it may prove convenient to construct more specialized apparatus to perform the methods. The structure of various such systems will be described below. Additionally, the invention is described without reference to any particular programming language. It should be appreciated that a variety of programming languages may be used to implement the teachings of the present invention as described herein.

本發明可經提供作為電腦程式產品或軟體,其可包括機器可讀媒體,具有儲存於其上之指令,該等指令可用於對電腦系統(或其他電子器件)進行程式化以根據本發明執行處理。機器可讀媒體包括用於以機器(例如,電腦)可讀之形式儲存資訊之任何機構。在一些實施例中,機器可讀(例如,電腦可讀)媒體包括機器(例如,電腦)可讀儲存媒體,例如唯讀記憶體(「ROM」)、隨機存取記憶體(「RAM」)、磁碟儲存媒體、光儲存媒體、快閃記憶體組件等。The invention may be provided as a computer program product or software, which may include a machine-readable medium having instructions stored thereon that may be used to program a computer system (or other electronic device) to perform in accordance with the invention handle. Machine-readable media includes any mechanism for storing information in a form readable by a machine (eg, a computer). In some embodiments, machine-readable (eg, computer-readable) media includes machine-readable (eg, computer-readable) storage media, such as read-only memory ("ROM"), random access memory ("RAM") , disk storage media, optical storage media, flash memory components, etc.

詞語「實例」或「例示性」在此處用於意謂「使用實例、情況或說明」 。在本文中描述為「實例」或「例示性」之任何態樣或設計未必應視為比其他態樣或設計較佳或有利。確切言之,使用詞語「實例」或「例示性」之目的係以具體之方式提出概念。如在本申請案中所使用,術語「或」意欲意謂包括性「或」而非互斥「或」。亦即,除非另有規定,或自上下文明確,否則「X包括A或B」意欲意謂自然包括性排列中之任一者。亦即,若X包括A;X包括B;或X包括A及B兩者,則在前述情況中之任一者下滿足「X包括A或B」。另外,除非另有規定或自上下文明確係關於單數形式,否則如本申請案及隨附申請專利範圍中所使用之冠詞「一(a)」及「一(an)」通常應解釋為意謂「一或多個」。此外,在全文中使用術語「實施例」或「一個實施例」或「實施方案」或「一個實施方案」等可或可不表示相同的實施例或實施方案。本文中所描述之一或多個實施例或實施方案可以組合在特定實施例或實施方案中。如本文中所使用,術語「第一」、「第二」、「第三」、「第四」等意謂作為區分不同元件之標記,且可不必具有根據其數字指定之序數含義。The word "example" or "illustrative" is used here to mean "an example, situation, or illustration of use." Any aspect or design described herein as an "example" or "illustrative" is not necessarily to be construed as better or advantageous over other aspects or designs. Rather, the purpose of using the word "example" or "illustrative" is to present the concept in a concrete manner. As used in this application, the term "or" is intended to mean an inclusive "or" rather than a mutually exclusive "or". That is, unless otherwise specified, or clear from the context, "X includes A or B" is intended to mean either of the natural inclusive permutations. That is, if X includes A; In addition, unless otherwise specified or the context clearly refers to the singular form, the articles "a" and "an" as used in the patent scope of this application and the appended claims shall generally be construed to mean "One or more". Furthermore, use of the terms "example" or "one example" or "implementation" or "one implementation" or the like throughout this document may or may not refer to the same example or implementation. One or more of the examples or implementations described herein may be combined in a particular example or implementation. As used herein, the terms "first," "second," "third," "fourth," etc. are meant as labels to distinguish between different elements and may not necessarily have an ordinal meaning assigned by their numbers.

如本文中所使用,術語「在…上方」、「在…上面」、「在…下方」、「在…之間」及「在…上」係指一種材料層或組件相對於其他層或組件之相對位置。例如,配置在另一層上面或上方或下方之一層可與另一層直接接觸,或可具有一或多個中間層。此外,配置在兩個層之間的一層可與兩個層直接接觸,或可具有一或多個中間層。相反,在第二層「上」之第一層與該第二層直接接觸。類似地,除非另有明確說明,否則配置在兩個特徵之間的一個特徵可與相鄰特徵直接接觸或可具有一或多個中間層。As used herein, the terms “over,” “on,” “under,” “between,” and “on” refer to one layer or component of material relative to another layer or component its relative position. For example, a layer disposed on or above or below another layer may be in direct contact with the other layer, or may have one or more intervening layers. Additionally, a layer disposed between two layers may be in direct contact with both layers, or may have one or more intermediate layers. Instead, the first layer "on" the second layer is in direct contact with the second layer. Similarly, unless expressly stated otherwise, a feature disposed between two features may be in direct contact with the adjacent feature or may have one or more intervening layers.

在上述說明書中,本發明之實施例已參考其特定實例實施例進行描述。顯而易見的是,在不脫離所附申請專利範圍中所闡明的本發明之實施例之更廣泛的精神及範疇的情況下,可對其進行各種修改。因此,說明書及圖式應考慮說明性而非限制性。In the foregoing specification, embodiments of the invention have been described with reference to specific example embodiments thereof. It will be apparent that various modifications may be made without departing from the broader spirit and scope of the embodiments of the invention as set forth in the appended claims. Therefore, the description and drawings should be considered illustrative rather than restrictive.

100:圖解 106:切塊帶 108:框架 110:器件晶圓 112:載體 200:圖解 214:底部填充層 216:保護覆蓋薄膜 300:圖解 314:底部填充層之部分 316:保護覆蓋薄膜之部分 318:雷射源器件 400:圖解 420:經切割之積體電路(IC)晶粒 500:圖解 550:圖解 600:圖解 622A:底部填充層之部分 622B:經切割之積體電路(IC)晶粒 624A:底部填充層之部分 624B:經切割之積體電路(IC)晶粒 626:器件晶圓 628:晶粒 630:器件堆疊 700:方法 705:操作 710:操作 715:操作 720:操作 725:操作 730:操作 800:方法 805:操作 810:操作 815:操作 820:操作 825:操作 830:操作 835:操作 900:圖解 906:切塊帶 908:框架 910:器件晶圓 912:載體 1000:圖解 1020:經切割之積體電路(IC)晶粒 1020A:經切割之積體電路(IC)晶粒 1020B:經切割之積體電路(IC)晶粒 1020C:經切割之積體電路(IC)晶粒 1020D:經切割之積體電路(IC)晶粒 1020E:經切割之積體電路(IC)晶粒 1020F:經切割之積體電路(IC)晶粒 1020G:經切割之積體電路(IC)晶粒 1020H:經切割之積體電路(IC)晶粒 1020I:經切割之積體電路(IC)晶粒 1020J:經切割之積體電路(IC)晶粒 1050A:開放空間 1050B:開放空間 1100:圖解 1114:底部填充層 1116:保護覆蓋薄膜 1200:圖解 1252:光源 1254:光 1256:圖案 1300:圖解 1314:底部填充層之部分 1316:保護覆蓋薄膜之部分 1400:圖解 1450:圖解 1500:方法 1505:操作 1510:操作 1515:操作 1520:操作 1525:操作 1530:操作 1535:操作 1600:計算器件 1602:堆疊式積體電路(IC)晶粒 1604:處理器 1608:通信邏輯單元 1610:揮發性記憶體 1612:非揮發性記憶體 1614:圖形處理單元(GPU) 1616:數位信號處理器 1620:晶片組 1622:天線 1624:顯示器或觸控螢幕顯示器 1626:觸控螢幕控制器 1627:全球定位系統(GPS)器件 1628:電池 1632:運動共處理器或感測器 1634:揚聲器 1636:攝影機 1638:使用者輸入器件 1640:大容量儲存器件 1642:加密處理器100:Illustration 106: diced tape 108:Frame 110:Device wafer 112: Carrier 200:Illustration 214: Bottom filling layer 216: Protective covering film 300:Illustration 314: Part of the bottom filling layer 316: Part of the protective covering film 318:Laser source device 400:Illustration 420: Cut integrated circuit (IC) die 500:Illustration 550:Illustration 600:Illustration 622A: Part of the bottom filling layer 622B: Cut integrated circuit (IC) die 624A: Part of the bottom filling layer 624B: Cut integrated circuit (IC) die 626:Device wafer 628:Grain 630: Device stacking 700:Method 705: Operation 710: Operation 715:Operation 720: Operation 725: Operation 730: Operation 800:Method 805: Operation 810:Operation 815:Operation 820: Operation 825:Operation 830: Operation 835:Operation 900:Illustration 906: Dicing tape 908:Frame 910: Device wafer 912: Carrier 1000:Illustration 1020: Cut integrated circuit (IC) die 1020A: Cut integrated circuit (IC) die 1020B: Cut integrated circuit (IC) die 1020C: Cut integrated circuit (IC) die 1020D: Cut integrated circuit (IC) die 1020E: Cut integrated circuit (IC) die 1020F: Cut integrated circuit (IC) die 1020G: Cut integrated circuit (IC) die 1020H: Cut integrated circuit (IC) die 1020I: Cut integrated circuit (IC) die 1020J: Cut integrated circuit (IC) die 1050A: Open space 1050B: Open space 1100:Illustration 1114: Bottom filling layer 1116:Protective covering film 1200:Illustration 1252:Light source 1254:Light 1256:Pattern 1300:Illustration 1314: Part of the bottom filling layer 1316: Part of the protective covering film 1400:Illustration 1450:Illustration 1500:Method 1505: Operation 1510:Operation 1515:Operation 1520:Operation 1525:Operation 1530:Operation 1535:Operation 1600:Computing devices 1602: Stacked integrated circuit (IC) die 1604: Processor 1608: Communication logic unit 1610: Volatile memory 1612:Non-volatile memory 1614: Graphics processing unit (GPU) 1616:Digital signal processor 1620:Chipset 1622:antenna 1624:Monitor or touch screen display 1626:Touch screen controller 1627: Global Positioning System (GPS) device 1628:Battery 1632: Motion co-processor or sensor 1634: Speaker 1636:Camera 1638: User input device 1640: Mass storage device 1642: Encryption processor

自下文給出之詳細描述且自本發明之各種實施例之隨附圖式將更全面理解本發明。然而,不應將圖式用於將本發明限制於特定實施例,而僅為了解釋及理解。The present invention will be more fully understood from the detailed description given below and from the accompanying drawings of various embodiments of the invention. However, the drawings should not be used to limit the invention to specific embodiments, but are merely for explanation and understanding.

1 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓,該製造過程包括用於在載體上提供器件晶圓之第一操作。 Figure 1 illustrates a device wafer used in a manufacturing process including a first operation for providing the device wafer on a carrier, in accordance with some embodiments of the invention.

2 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓,該製造過程包括用於在器件晶圓上方形成底部填充層以及保護覆蓋薄膜之第二操作。 Figure 2 illustrates a device wafer used in a fabrication process that includes a second operation for forming an underfill layer and a protective capping film over the device wafer, in accordance with some embodiments of the invention.

3 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓,該製造過程包括用於移除介於器件晶圓之IC晶粒之間的器件晶圓之區域上面之底部填充層及保護覆蓋薄膜之第三操作。 3 illustrates a device wafer used in a fabrication process that includes removing underfill over areas of the device wafer between IC dies of the device wafer , in accordance with some embodiments of the invention. The third operation of layer and protective covering film.

4 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓,該製造過程包括用於將IC晶粒自器件晶圓切塊以形成經切割之IC晶粒之第四操作。 4 illustrates a device wafer used in a manufacturing process that includes a fourth operation for dicing IC dies from the device wafer to form diced IC dies , in accordance with some embodiments of the invention.

5A 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓,該製造過程包括用於移除保護覆蓋薄膜之一或多個部分之第五操作。 Figure 5A illustrates a device wafer used in a manufacturing process that includes a fifth operation for removing one or more portions of a protective cover film, in accordance with some embodiments of the invention.

5B 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓,該製造過程包括用於移除保護覆蓋薄膜之一或多個部分之第六操作。 Figure 5B illustrates a device wafer used in a manufacturing process including a sixth operation for removing one or more portions of a protective cover film, in accordance with some embodiments of the invention.

6 根據本發明之一些實施例繪示在製造過程中之器件堆疊,該製造過程包括將多個晶粒彼此上下堆疊之第七操作。 Figure 6 illustrates a device stack during a manufacturing process that includes a seventh operation of stacking multiple dies on top of each other, in accordance with some embodiments of the invention.

7 根據本發明之一些實施例繪示用於使用保護覆蓋薄膜用於底部填充保護之製作過程的流程圖。 7 illustrates a flow diagram of a fabrication process for using a protective cover film for underfill protection in accordance with some embodiments of the invention.

8 根據本發明之一些實施例繪示用於使用保護覆蓋薄膜用於底部填充保護之製作過程的流程圖。 8 illustrates a flow diagram of a fabrication process for using a protective cover film for underfill protection in accordance with some embodiments of the invention.

9 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓,該製作過程包括用於在載體上提供器件晶圓之第一操作。 Figure 9 illustrates a device wafer used in a fabrication process including a first operation for providing the device wafer on a carrier, in accordance with some embodiments of the invention.

10 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓之經切割之IC晶粒,該製造過程包括用於將IC晶粒與器件晶圓分離之第二操作。 Figure 10 illustrates diced IC die from a device wafer used in a manufacturing process that includes a second operation for separating the IC die from the device wafer, according to some embodiments of the present invention.

11 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓之經切割之IC晶粒,該製造過程包括用於在經切割之IC晶粒上面形成底部填充層及保護覆蓋薄膜之第三操作。 Figure 11 illustrates diced IC dies of a device wafer used in a manufacturing process that includes forming an underfill layer and a protective capping film over the diced IC dies, in accordance with some embodiments of the invention. The third operation.

12 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓之經切割之IC晶粒,該製造過程包括用於執行曝光操作以在底部填充層或保護覆蓋薄膜中之一或多者上產生圖案之第四操作。 12 illustrates diced IC dies of a device wafer used in a fabrication process that includes performing an exposure operation to form one of an underfill layer or a protective capping film , in accordance with some embodiments of the invention. The fourth operation to produce patterns on more than one.

13 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓之經切割之IC晶粒,該製造過程包括用於在相鄰的經切割之IC晶粒之側之間的開放空間上面之區域移除底部填充層及保護覆蓋薄膜之第五操作。 Figure 13 illustrates cleaved IC dies of a device wafer used in a fabrication process that includes openings between sides of adjacent cleaved IC dies, in accordance with some embodiments of the invention. The fifth operation is to remove the underfill layer and protective covering film from the area above the space.

14A 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓之經切割之IC晶粒,該製造過程包括用於移除保護覆蓋薄膜之一或多個部分之第六操作。 14A illustrates diced IC dies of a device wafer used in a manufacturing process that includes a sixth operation for removing one or more portions of a protective cover film , in accordance with some embodiments of the invention.

14B 根據本發明之一些實施例繪示在製造過程中使用之器件晶圓之經切割之IC晶粒,該製造過程包括用於移除保護覆蓋薄膜之一或多個部分之第七操作。 Figure 14B illustrates diced IC dies of a device wafer used in a manufacturing process that includes a seventh operation for removing one or more portions of a protective cover film, in accordance with some embodiments of the invention.

15 根據本發明之一些實施例繪示在經切割之IC晶粒上方使用保護覆蓋薄膜及底部填充層之製造過程的流程圖。 15 illustrates a flow diagram of a manufacturing process using a protective capping film and an underfill layer over a diced IC die , in accordance with some embodiments of the present invention.

16 為根據本發明之實施例製作之計算器件。 Figure 16 shows a computing device fabricated in accordance with an embodiment of the present invention.

1500:方法 1500:Method

1505:操作 1505: Operation

1510:操作 1510:Operation

1515:操作 1515:Operation

1520:操作 1520:Operation

1525:操作 1525:Operation

1530:操作 1530:Operation

1535:操作 1535:Operation

Claims (18)

一種方法,其包含:在一載體之切塊帶上提供經切割之積體電路(IC)晶粒,其中該等經切割之IC晶粒定位在該切塊帶上,以在相鄰的經切割之IC晶粒之側之間提供開放空間;在該等經切割之IC晶粒及該等相鄰的經切割之IC晶粒之該等側之間的該開放空間上面配置一底部填充層及一保護覆蓋薄膜,其中該保護覆蓋薄膜定位在該底部填充層上面,其中該底部填充層及該保護覆蓋薄膜包含一或多個可光界定材料;執行一曝光操作以在該底部填充層及該保護覆蓋薄膜上產生一圖案;及基於該圖案,在該等相鄰的經切割之IC晶粒之該等側之間的該開放空間上面之區域處移除該底部填充層及該保護覆蓋薄膜,以形成配置在該等經切割之IC晶粒上面的該底部填充層之部分及該保護覆蓋薄膜之部分。 A method comprising providing diced integrated circuit (IC) dies on a dicing tape of a carrier, wherein the diced IC dies are positioned on the dicing tape to be adjacent to each other. An open space is provided between the sides of the cut IC dies; an underfill layer is disposed over the open space between the sides of the cut IC dies and the adjacent cut IC dies. and a protective cover film, wherein the protective cover film is positioned over the underfill layer, wherein the underfill layer and the protective cover film include one or more photodefinable materials; performing an exposure operation to form a layer of light on the underfill layer and A pattern is created on the protective cover film; and based on the pattern, the underfill layer and the protective cover are removed at the area above the open space between the sides of the adjacent cut IC dies film to form a portion of the underfill layer and a portion of the protective cover film disposed on the cut IC dies. 如請求項1之方法,其進一步包含:在該載體之該切塊帶上提供一器件晶圓,其中該器件晶圓包含IC晶粒;及將該等IC晶粒與該器件晶圓分離,以形成該等經切割之IC晶粒。 The method of claim 1, further comprising: providing a device wafer on the dicing tape of the carrier, wherein the device wafer contains IC dies; and separating the IC dies from the device wafer, To form the cut IC dies. 如請求項2之方法,其進一步包含:執行一清潔操作以移除與該將該等IC晶粒與該器件晶圓分離相關聯 之鬆散顆粒。 The method of claim 2, further comprising: performing a cleaning operation to remove components associated with separating the IC dies from the device wafer. of loose particles. 如請求項1之方法,其中執行該曝光操作以在該底部填充層及該保護覆蓋薄膜上產生該圖案包含:使光穿過該切塊帶之一底面及該開放空間投射至該底部填充層及該保護覆蓋薄膜之區域以形成該圖案。 The method of claim 1, wherein performing the exposure operation to produce the pattern on the underfill layer and the protective cover film includes: projecting light to the underfill layer through a bottom surface of the dicing tape and the open space and the area of the protective covering film to form the pattern. 如請求項1之方法,其中執行該曝光操作以在該底部填充層及該保護覆蓋薄膜上產生該圖案包含:使光穿過該保護覆蓋薄膜之一頂部表面投射至該底部填充層以形成該圖案。 The method of claim 1, wherein performing the exposure operation to produce the pattern on the underfill layer and the protective cover film includes: projecting light through a top surface of the protective cover film onto the underfill layer to form the pattern. 如請求項1之方法,其進一步包含:自該等經切割之IC晶粒移除該保護覆蓋薄膜之一或多個部分,其中該移除該保護覆蓋薄膜之該一或多個部分會曝露在該等經切割之IC晶粒上面的該底部填充層之各別一或多個部分。 The method of claim 1, further comprising: removing one or more portions of the protective cover film from the diced IC dies, wherein the removing the one or more portions of the protective cover film will be exposed Respective one or more portions of the underfill layer over the diced IC dies. 如請求項6之方法,其中自該等經切割之IC晶粒移除該保護覆蓋薄膜之該一或多個部分包含:執行一脫膠操作,該脫膠操作移除該保護覆蓋薄膜之所有該等部分。 The method of claim 6, wherein removing the one or more portions of the protective cover film from the diced IC dies includes: performing a degumming operation that removes all of the portions of the protective cover film part. 如請求項6之方法,其中自該等經切割之IC晶粒移除該保護覆蓋薄膜 之該一或多個部分包含:移除該保護覆蓋薄膜在一第一經切割之IC晶粒上面之一第一部分;自該載體移除該第一經切割之IC晶粒;及在自該載體移除該第一經切割之IC晶粒之後,移除該保護覆蓋薄膜在一第二經切割之IC晶粒上面之一第二部分。 The method of claim 6, wherein the protective covering film is removed from the diced IC dies The one or more portions include: removing a first portion of the protective cover film over a first diced IC die; removing the first diced IC die from the carrier; and removing the first diced IC die from the carrier. After the carrier removes the first cut IC die, a second portion of the protective covering film on a second cut IC die is removed. 如請求項8之方法,其進一步包含:在移除該第一經切割之IC晶粒之後,將該第一經切割之IC晶粒堆疊在另一IC晶粒上面。 The method of claim 8, further comprising: after removing the first cleaved IC die, stacking the first cleaved IC die on top of another IC die. 一種裝置,其包含:一載體;經切割之積體電路(IC)晶粒,其定位在該載體上面,其中該等經切割之IC晶粒定位在該載體上,以在相鄰的經切割之IC晶粒之側之間提供開放空間;及一底部填充層,其位於該等經切割之IC晶粒上面;及一保護覆蓋薄膜,其位於該底部填充層上面,其中該保護覆蓋薄膜使用一黏合接合而耦接至該底部填充層,其中該底部填充層包含一非導電薄膜,其中該底部填充層及該保護覆蓋薄膜經層壓至該等IC晶粒,且其中該底部填充層或該保護覆蓋薄膜中之一或多者包含一可光界定材料,其中使用使光投射在該底部填充層及該保護覆蓋薄膜上之一曝光操作來產生在該底部填充層或該保護覆蓋薄膜中之一或多者上之一圖案。 A device comprising: a carrier; diced integrated circuit (IC) dies positioned on the carrier, wherein the diced IC dies are positioned on the carrier to overlap adjacent diced IC dies. providing open space between the sides of the IC dies; and an underfill layer located over the diced IC dies; and a protective cover film located over the underfill layer, wherein the protective cover film is used an adhesive bond coupled to the underfill layer, wherein the underfill layer includes a non-conductive film, wherein the underfill layer and the protective cover film are laminated to the IC dies, and wherein the underfill layer or One or more of the protective cover films include a photodefinable material that is produced in the underfill layer or the protective cover film using an exposure operation that causes light to impinge on the underfill layer and the protective cover film One or more patterns. 如請求項10之裝置,其中該等經切割之IC晶粒與位於該載體上面之一器件晶圓分離。 The device of claim 10, wherein the diced IC dies are separated from a device wafer located on the carrier. 如請求項10之裝置,其中基於該圖案,在該等相鄰的經切割之IC晶粒之該等側之間的該開放空間上面之區域處移除該底部填充層及該保護覆蓋薄膜,以形成配置在該等經切割之IC晶粒上面的該底部填充層之部分及該保護覆蓋薄膜之部分。 The device of claim 10, wherein the underfill layer and the protective cover film are removed at an area above the open space between the sides of the adjacent diced IC dies based on the pattern, To form a portion of the underfill layer and a portion of the protective cover film disposed on the cut IC dies. 如請求項12之裝置,其中該保護覆蓋薄膜在該等經切割之IC晶粒中之一第一經切割之IC晶粒上面的部分被移除,且其中在該第一經切割之IC晶粒上面之該底部填充層保留。 The device of claim 12, wherein a portion of the protective cover film over a first one of the diced IC dies is removed, and wherein the first diced IC die The bottom filling layer above the grain is retained. 如請求項13之裝置,其中該載體包含一開放區域,在該開放區域處,已自該載體移除該等經切割之IC晶粒中之一第二經切割之IC晶粒。 The device of claim 13, wherein the carrier includes an open area at which a second one of the diced IC dies has been removed from the carrier. 如請求項14之裝置,其中該等經切割之IC晶粒中之一第三經切割之IC晶粒被定向在該載體上面,其中在該第三經切割之IC晶粒上面之該保護覆蓋薄膜及該底部填充層保留。 The device of claim 14, wherein a third one of the diced IC dies is oriented over the carrier, and wherein the protective covering over the third diced IC die The film and this underfill layer remain. 一種方法,其包含:提供包含積體電路(IC)晶粒之一器件晶圓;在該器件晶圓上面配置一底部填充層及一保護覆蓋薄膜,其中該保 護覆蓋薄膜在該底部填充層上面並耦接至該底部填充層,其中在將該底部填充層及該保護覆蓋薄膜配置至該器件晶圓上面之前,將該底部填充層及該保護覆蓋薄膜彼此預黏合;及由一處理器件將該等IC晶粒自該器件晶圓切塊,以形成經切割之IC晶粒,其中該等經切割之IC晶粒包含配置在該等經切割之IC晶粒上面的該底部填充層之部分及該保護覆蓋薄膜之部分。 A method, which includes: providing a device wafer including integrated circuit (IC) dies; disposing an underfill layer and a protective cover film on the device wafer, wherein the protective cover film a protective cover film over the underfill layer and coupled to the underfill layer, wherein the underfill layer and the protective cover film are connected to each other before disposing the underfill layer and the protective cover film on the device wafer Pre-bonding; and dicing the IC dies from the device wafer by a processing device to form diced IC dies, wherein the diced IC dies include those disposed on the diced IC dies. The part of the underfill layer and the part of the protective covering film above the particles. 如請求項16之方法,其進一步包含:引導一雷射源器件在位於該器件晶圓之在該等IC晶粒之間的一區域上面之一位置處朝向該保護覆蓋薄膜及該底部填充層發射光,使得該保護覆蓋薄膜及該底部填充層被分離成對應於該器件晶圓之該等IC晶粒中之各別者的該保護覆蓋薄膜之部分及該底部填充層之部分。 The method of claim 16, further comprising: directing a laser source device at a position over a region of the device wafer between the IC dies toward the protective cover film and the underfill layer Emitting light causes the protective cover film and the underfill layer to be separated into portions of the protective cover film and portions of the underfill layer corresponding to respective ones of the IC dies of the device wafer. 如請求項16之方法,其進一步包含:自該等經切割之IC晶粒移除該保護覆蓋薄膜之一或多個部分,其中該移除該保護覆蓋薄膜之該一或多個部分會曝露在該等經切割之IC晶粒上面的該底部填充層之各別一或多個部分。 The method of claim 16, further comprising: removing one or more portions of the protective cover film from the diced IC dies, wherein the removing the one or more portions of the protective cover film will be exposed Respective one or more portions of the underfill layer over the diced IC dies.
TW110106889A 2020-02-27 2021-02-26 Disposing protective cover film and underfill layer over singulated integrated circuit dice for protection during integrated circuit processing TWI813954B (en)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US202062982587P 2020-02-27 2020-02-27
US62/982,587 2020-02-27
US202063018261P 2020-04-30 2020-04-30
US63/018,261 2020-04-30
US16/994,941 2020-08-17
US16/994,941 US11784092B2 (en) 2020-02-27 2020-08-17 Disposing protective cover film and underfill layer over singulated integrated circuit dice for protection during integrated circuit processing

Publications (2)

Publication Number Publication Date
TW202201477A TW202201477A (en) 2022-01-01
TWI813954B true TWI813954B (en) 2023-09-01

Family

ID=77370980

Family Applications (1)

Application Number Title Priority Date Filing Date
TW110106889A TWI813954B (en) 2020-02-27 2021-02-26 Disposing protective cover film and underfill layer over singulated integrated circuit dice for protection during integrated circuit processing

Country Status (2)

Country Link
CN (1) CN113314452B (en)
TW (1) TWI813954B (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8883615B1 (en) * 2014-03-07 2014-11-11 Applied Materials, Inc. Approaches for cleaning a wafer during hybrid laser scribing and plasma etching wafer dicing processes

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4413452B2 (en) * 2001-05-30 2010-02-10 パナソニック株式会社 Semiconductor device and manufacturing method thereof
US9502272B2 (en) * 2014-12-29 2016-11-22 Taiwan Semiconductor Manufacturing Company, Ltd. Devices and methods of packaging semiconductor devices
JP6845135B2 (en) * 2015-11-09 2021-03-17 古河電気工業株式会社 Mask integrated surface protection film

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8883615B1 (en) * 2014-03-07 2014-11-11 Applied Materials, Inc. Approaches for cleaning a wafer during hybrid laser scribing and plasma etching wafer dicing processes

Also Published As

Publication number Publication date
TW202201477A (en) 2022-01-01
CN113314452B (en) 2024-12-24
CN113314452A (en) 2021-08-27

Similar Documents

Publication Publication Date Title
US10354934B2 (en) Semiconductor packages and methods of packaging semiconductor devices
CN110546754B (en) Grain processing
US9741619B2 (en) Methods for singulating semiconductor wafer
CN102945790B (en) Carrier bonding and separation processes for semiconductor wafers
KR101561359B1 (en) Stacked body and method for detaching stacked body
US6777310B2 (en) Method of fabricating semiconductor devices on a semiconductor wafer using a carrier plate during grinding and dicing steps
CN107210204A (en) Processing method, semiconductor chip and the surface protection band of semiconductor wafer
CN103400807B (en) The wafer level packaging structure of image sensor and method for packing
JP6730891B2 (en) Wafer processing method
JP6049555B2 (en) Silicon via via scribe line
US9165914B2 (en) Forming die backside coating structures with coreless packages
JPWO2019009123A1 (en) Substrate processing method and substrate processing system
TW201921545A (en) Substrate processing system and substrate processing method
TWI813954B (en) Disposing protective cover film and underfill layer over singulated integrated circuit dice for protection during integrated circuit processing
US11784092B2 (en) Disposing protective cover film and underfill layer over singulated integrated circuit dice for protection during integrated circuit processing
JP6315470B2 (en) Split method
TWI360843B (en) Method for wafer cutting
US20060030130A1 (en) Method of dicing a wafer
US20170365554A1 (en) Polymer bonding with improved step coverage
KR102607265B1 (en) Semiconductor device and method for grinding and singulating semiconductor chips
JP2006120850A (en) Manufacturing method of semiconductor chip
JP2008016606A (en) Semiconductor device and manufacturing method thereof
CN117059572A (en) Wafer packaging and cutting method and chip package
JP2019169686A (en) Manufacturing method of element chip
CN121002620A (en) Semiconductor chip cleaning methods and semiconductor device manufacturing methods