TWI879198B - Power converter having clamping mechanism - Google Patents
Power converter having clamping mechanism Download PDFInfo
- Publication number
- TWI879198B TWI879198B TW112141887A TW112141887A TWI879198B TW I879198 B TWI879198 B TW I879198B TW 112141887 A TW112141887 A TW 112141887A TW 112141887 A TW112141887 A TW 112141887A TW I879198 B TWI879198 B TW I879198B
- Authority
- TW
- Taiwan
- Prior art keywords
- bridge switch
- switch
- lower bridge
- current
- upper bridge
- Prior art date
Links
Images
Landscapes
- Power Conversion In General (AREA)
- Dc-Dc Converters (AREA)
Abstract
Description
本發明涉及電源轉換器,特別是涉及一種具有箝位機制的電源轉換器。The present invention relates to a power converter, and more particularly to a power converter with a clamping mechanism.
隨著科技發展快速可攜式電子產品已廣泛應用於人們生活中。在這些電子產品中電源管理為其重要的一部分,必須能為電子產品裡各個子系統提供穩定的電源使其正常運作。With the rapid development of technology, portable electronic products have been widely used in people's lives. Power management is an important part of these electronic products. It must be able to provide stable power to each subsystem in the electronic product to enable it to operate normally.
在溫室效應日趨嚴重下,這些產品中的電源轉換器大多朝著更小的佔位面積與高功率密度、高效率方向前進,以達到節能的目的。在提升功率密度方面,可藉由將電源轉換器的切換頻率提高,來降低所需的電感值與電容值。然而,在傳統電源轉換器中提高切換頻率會造成切換損失的增加,不利於進一步提升統電源轉換器的效率。As greenhouse effects become more serious, the power converters in these products are mostly moving towards smaller footprints, high power density, and high efficiency to achieve energy conservation. In terms of improving power density, the required inductance and capacitance values can be reduced by increasing the switching frequency of the power converter. However, increasing the switching frequency in traditional power converters will increase switching losses, which is not conducive to further improving the efficiency of traditional power converters.
本發明針對現有技術的不足提供一種具有箝位機制的電源轉換器。本發明的具有箝位機制的電源轉換器包含上橋開關、諧振電感、下橋開關、輸出電感、輸出電容、箝位電容、輔助開關以及控制電路。所述上橋開關的第一端連接輸入電源的正端。所述諧振電感的第一端連接所述上橋開關的第二端。所述下橋開關的第一端連接所述諧振電感的第二端。所述下橋開關的第二端連接所述輸入電源的負端。所述輸出電感的第一端連接所述諧振電感的第二端以及所述下橋開關的第一端。所述輸出電容的第一端連接所述輸出電感的第二端以及負載。所述輸出電容的第二端連接所述輸入電源的負端。所述箝位電容的第一端連接所述上橋開關的第二端以及所述諧振電感的第一端。所述輔助開關的第一端連接所述箝位電容的第二端。所述輔助開關的第二端連接所述輸入電源的負端。所述控制電路連接所述上橋開關的控制端、所述下橋開關的控制端以及所述輔助開關的控制端。所述控制電路配置以控制所述上橋開關、所述下橋開關以及所述輔助開關的運作。The present invention provides a power converter with a clamping mechanism to address the deficiencies of the prior art. The power converter with a clamping mechanism of the present invention comprises an upper bridge switch, a resonant inductor, a lower bridge switch, an output inductor, an output capacitor, a clamping capacitor, an auxiliary switch and a control circuit. The first end of the upper bridge switch is connected to the positive end of the input power supply. The first end of the resonant inductor is connected to the second end of the upper bridge switch. The first end of the lower bridge switch is connected to the second end of the resonant inductor. The second end of the lower bridge switch is connected to the negative end of the input power supply. The first end of the output inductor is connected to the second end of the resonant inductor and the first end of the lower bridge switch. The first end of the output capacitor is connected to the second end of the output inductor and a load. The second end of the output capacitor is connected to the negative end of the input power supply. The first end of the clamping capacitor is connected to the second end of the upper bridge switch and the first end of the resonant inductor. The first end of the auxiliary switch is connected to the second end of the clamping capacitor. The second end of the auxiliary switch is connected to the negative end of the input power supply. The control circuit is connected to the control end of the upper bridge switch, the control end of the lower bridge switch and the control end of the auxiliary switch. The control circuit is configured to control the operation of the upper bridge switch, the lower bridge switch and the auxiliary switch.
如上所述,本發明提供一種具有箝位機制的電源轉換器。本發明的電源轉換器利用箝位電路元件產生負電流來達成零電壓切換開關元件,進一步提升轉換器效率。在開關控制方面使用有別於以往的非互補控制方法,相較於傳統互補控制方法,能在進一步降低轉換器損耗。另外,本發明的電源轉換器還可進一步進行回授控制,即採用漣波控制中的自適應關閉時間控制,使在輸入電壓、輸出電壓、負載電流改變時,也能維持相同的切換頻率,降低切換式電源的電磁干擾(EMI)的問題。As described above, the present invention provides a power converter with a clamping mechanism. The power converter of the present invention utilizes a clamping circuit element to generate a negative current to achieve zero-voltage switching of the switch element, thereby further improving the efficiency of the converter. In terms of switch control, a non-complementary control method different from the past is used, which can further reduce the converter loss compared to the traditional complementary control method. In addition, the power converter of the present invention can further perform feedback control, that is, adopt the adaptive closing time control in the ripple control, so that when the input voltage, output voltage, and load current change, the same switching frequency can be maintained, thereby reducing the electromagnetic interference (EMI) problem of the switching power supply.
為使能更進一步瞭解本發明的特徵及技術內容,請參閱以下有關本發明的詳細說明與圖式,然而所提供的圖式僅用於提供參考與說明,並非用來對本發明加以限制。To further understand the features and technical contents of the present invention, please refer to the following detailed description and drawings of the present invention. However, the drawings provided are only used for reference and description and are not used to limit the present invention.
以下是通過特定的具體實施例來說明本發明的實施方式,本領域技術人員可由本說明書所公開的內容瞭解本發明的優點與效果。本發明可通過其他不同的具體實施例加以施行或應用,本說明書中的各項細節也可基於不同觀點與應用,在不背離本發明的構思下進行各種修改與變更。另外,本發明的附圖僅為簡單示意說明,並非依實際尺寸的描繪,事先聲明。以下的實施方式將進一步詳細說明本發明的相關技術內容,但所公開的內容並非用以限制本發明的保護範圍。另外,本文中所使用的術語“或”,應視實際情況可能包含相關聯的列出項目中的任一個或者多個的組合。The following is an explanation of the implementation of the present invention through specific concrete embodiments. Those skilled in the art can understand the advantages and effects of the present invention from the contents disclosed in this specification. The present invention can be implemented or applied through other different specific embodiments. The details in this specification can also be modified and changed in various ways based on different viewpoints and applications without departing from the concept of the present invention. In addition, the drawings of the present invention are only for simple schematic illustrations and are not depicted according to actual sizes. Please note in advance. The following implementation will further explain the relevant technical contents of the present invention in detail, but the disclosed contents are not intended to limit the scope of protection of the present invention. In addition, the term "or" used in this article may include any one or more combinations of the related listed items depending on the actual situation.
請參閱圖1,其為本發明實施例的具有箝位機制的電源轉換器的電路圖。Please refer to FIG. 1 , which is a circuit diagram of a power converter with a clamping mechanism according to an embodiment of the present invention.
本發明的具有箝位機制的電源轉換器包含上橋開關Sw、諧振電感Lr、下橋開關Sr、輸出電感Lo、輸出電容Co、箝位電容Cclamp、輔助開關Sa以及控制電路CTR。The power converter with a clamping mechanism of the present invention includes an upper bridge switch Sw, a resonant inductor Lr, a lower bridge switch Sr, an output inductor Lo, an output capacitor Co, a clamping capacitor Cclamp, an auxiliary switch Sa and a control circuit CTR.
上橋開關Sw的第一端連接一輸入電源Vin的正端。上橋開關Sw的第二端連接諧振電感Lr的第一端。諧振電感Lr的第二端連接下橋開關Sr的第一端。下橋開關Sr的第二端連接輸入電源Vin的負端。The first end of the upper bridge switch Sw is connected to the positive end of an input power source Vin. The second end of the upper bridge switch Sw is connected to the first end of the resonant inductor Lr. The second end of the resonant inductor Lr is connected to the first end of the lower bridge switch Sr. The second end of the lower bridge switch Sr is connected to the negative end of the input power source Vin.
輸出電感Lo的第一端連接諧振電感Lr的第二端以及下橋開關Sr的第一端。輸出電容Co的第一端連接輸出電感Lo的第二端以及負載的第一端(負載的電流在圖1中以ILoad標示)。亦即,輸出電容Co的第一端或電感Lo的第二端可作為本發明的電源轉換器的輸出端連接至負載。輸出電容Co的第二端連接輸入電源Vin的負端。The first end of the output inductor Lo is connected to the second end of the resonant inductor Lr and the first end of the lower bridge switch Sr. The first end of the output capacitor Co is connected to the second end of the output inductor Lo and the first end of the load (the current of the load is indicated by ILoad in FIG. 1 ). That is, the first end of the output capacitor Co or the second end of the inductor Lo can be connected to the load as the output end of the power converter of the present invention. The second end of the output capacitor Co is connected to the negative end of the input power Vin.
值得注意的是,箝位電容Cclamp的第一端連接上橋開關Sw的第二端以及諧振電感Lr的第一端。輔助開關Sa的第一端連接箝位電容Cclamp的第二端。輔助開關Sa的第二端連接輸入電源Vin的負端。It is worth noting that the first end of the clamping capacitor Cclamp is connected to the second end of the upper bridge switch Sw and the first end of the resonant inductor Lr. The first end of the auxiliary switch Sa is connected to the second end of the clamping capacitor Cclamp. The second end of the auxiliary switch Sa is connected to the negative end of the input power supply Vin.
控制電路CTR連接上橋開關Sw的控制端、下橋開關Sr的控制端以及輔助開關Sa的控制端。控制電路CTR配置以輸出多個控制訊號分別至上橋開關Sw的控制端、下橋開關Sr的控制端以及輔助開關Sa的控制端以控制上橋開關Sw、下橋開關Sr以及輔助開關Sa的運作,包含控制上橋開關Sw、下橋開關Sr以及輔助開關Sa的導通時間。The control circuit CTR is connected to the control end of the upper bridge switch Sw, the control end of the lower bridge switch Sr, and the control end of the auxiliary switch Sa. The control circuit CTR is configured to output a plurality of control signals to the control end of the upper bridge switch Sw, the control end of the lower bridge switch Sr, and the control end of the auxiliary switch Sa to control the operation of the upper bridge switch Sw, the lower bridge switch Sr, and the auxiliary switch Sa, including controlling the conduction time of the upper bridge switch Sw, the lower bridge switch Sr, and the auxiliary switch Sa.
本發明實施例的電源轉換器的輸出端用於供應如圖1所示的輸出電壓Vout。若有需要,本發明實施例的電源轉換器的控制電路CTR可依據電源轉換器的輸出端的輸出電壓Vout(的分壓電壓),以調控對上橋開關Sw、下橋開關Sr以及輔助開關Sa的運作的控制,包含控制上橋開關Sw、下橋開關Sr以及輔助開關Sa的導通時間。The output terminal of the power converter of the embodiment of the present invention is used to supply the output voltage Vout as shown in FIG1. If necessary, the control circuit CTR of the power converter of the embodiment of the present invention can adjust the operation of the upper bridge switch Sw, the lower bridge switch Sr and the auxiliary switch Sa according to the output voltage Vout (the divided voltage) of the output terminal of the power converter, including controlling the conduction time of the upper bridge switch Sw, the lower bridge switch Sr and the auxiliary switch Sa.
舉例而言,控制電路CTR可包含比較器、正反器、導通時間計時器以及驅動器,此非用於作為本發明限制,故未示於圖中。控制電路CTR的比較器的第一輸入端例如非反相輸入端可連接本發明的電源轉換器的輸出端以接收輸出電壓Vout,或者分壓電路的輸入端可連接本發明的電源轉換器的輸出端且比較器的第一輸入端例如非反相輸入端可連接分壓電路的輸出端以從分壓電路以接收輸出電壓Vout的分壓電壓。For example, the control circuit CTR may include a comparator, a flip-flop, an on-time timer, and a driver, which are not shown in the figure because they are not intended to be limiting of the present invention. The first input terminal of the comparator of the control circuit CTR, such as the non-inverting input terminal, may be connected to the output terminal of the power converter of the present invention to receive the output voltage Vout, or the input terminal of the voltage divider circuit may be connected to the output terminal of the power converter of the present invention and the first input terminal of the comparator, such as the non-inverting input terminal, may be connected to the output terminal of the voltage divider circuit to receive the divided voltage of the output voltage Vout from the voltage divider circuit.
比較器的第二輸入端例如反相輸入端則可耦接一參考電壓。A second input terminal of the comparator, such as an inverting input terminal, can be coupled to a reference voltage.
比較器將本發明的電源轉換器的輸出電壓Vout(的分壓電壓)與參考電壓相互進行比較,以輸出一比較訊號至正反器的第一輸入端(例如SR正反器的S端)。正反器的第二輸入端(例如SR正反器的R端)連接導通時間計時器的輸出端以接收一導通時間計數訊號。The comparator compares the output voltage Vout (divided voltage) of the power converter of the present invention with the reference voltage to output a comparison signal to the first input terminal of the flip-flop (e.g., the S terminal of the SR flip-flop). The second input terminal of the flip-flop (e.g., the R terminal of the SR flip-flop) is connected to the output terminal of the on-time timer to receive an on-time count signal.
正反器依據所接收到的一比較訊號的準位與一導通時間計數訊號的準位以產生一邏輯訊號,並輸出與所述邏輯訊號準位相反的一邏輯反相訊號。導通時間計時器可依據接收到的一邏輯反相訊號進行計時,而驅動器可依據接收到的一邏輯反相訊號以控制上橋開關Sw、下橋開關Sr以及輔助開關Sa的導通時間。The flip-flop generates a logic signal according to the level of a comparison signal received and the level of an on-time count signal, and outputs a logic inversion signal opposite to the level of the logic signal. The on-time timer can perform timing according to the received logic inversion signal, and the driver can control the on-time of the upper bridge switch Sw, the lower bridge switch Sr and the auxiliary switch Sa according to the received logic inversion signal.
請參閱圖1至圖10,其中圖2至圖9為本發明實施例的具有箝位機制的電源轉換器的電流流向示意圖,圖10為本發明實施例的具有箝位機制的電源轉換器的訊號的波形圖。Please refer to FIG. 1 to FIG. 10 , wherein FIG. 2 to FIG. 9 are schematic diagrams of current flow of a power converter with a clamping mechanism according to an embodiment of the present invention, and FIG. 10 is a waveform diagram of a signal of the power converter with a clamping mechanism according to an embodiment of the present invention.
如圖1所示的控制電路CTR可輸出多個控制訊號分別至上橋開關Sw的控制端、下橋開關Sr的控制端以及輔助開關Sa的控制端,以控制上橋開關Sw、下橋開關Sr以及輔助開關Sa的運作。The control circuit CTR shown in FIG1 can output a plurality of control signals to the control end of the upper bridge switch Sw, the control end of the lower bridge switch Sr, and the control end of the auxiliary switch Sa, respectively, to control the operation of the upper bridge switch Sw, the lower bridge switch Sr, and the auxiliary switch Sa.
舉例而言,當控制電路CTR控制上橋開關Sw、下橋開關Sr以及輔助開關Sa的運作時,上橋開關Sw的控制端(例如閘極端)的一控制訊號Vgssw如圖10所示,上橋開關Sw的第一端(例如汲極端)的一電壓訊號Vdssw如圖10所示,輔助開關Sa的控制端(例如閘極端)的一控制訊號Vgssa如圖10所示,下橋開關Sr的控制端(例如閘極端)的一控制訊號Vgssr如圖10所示。其結果為,諧振電感Lr的電流訊號ILr、輸出電感Lo的電流ILoad、輔助開關Sa的電流訊號Isa以及下橋開關Sr的電流訊號Isr如圖10所示。For example, when the control circuit CTR controls the operation of the upper bridge switch Sw, the lower bridge switch Sr and the auxiliary switch Sa, a control signal Vgssw at the control end (e.g., the gate end) of the upper bridge switch Sw is as shown in FIG10 , a voltage signal Vdssw at the first end (e.g., the drain end) of the upper bridge switch Sw is as shown in FIG10 , a control signal Vgssa at the control end (e.g., the gate end) of the auxiliary switch Sa is as shown in FIG10 , and a control signal Vgssr at the control end (e.g., the gate end) of the lower bridge switch Sr is as shown in FIG10 . As a result, the current signal ILr of the resonant inductor Lr, the current ILoad of the output inductor Lo, the current signal Isa of the auxiliary switch Sa, and the current signal Isr of the lower bridge switch Sr are shown in FIG10 .
詳言之,本發明實施例的電源轉換器執行在非互補控制模式下的動作區間,例如但不限於如圖10所示的時間點t0至時間點t1的時間區間(即本文所述的第一時間區間)、時間點t1至時間點t2的時間區間(即本文所述的第二時間區間)、時間點t2至時間點t3-1的時間區間(即本文所述的第三時間區間)、時間點t3-1至時間點t3-2的時間區間(即本文所述的第四時間區間)內、時間點t3-2至時間點t4的時間區間(即本文所述的第五時間區間)、時間點t4至時間點t5的時間區間(即本文所述的第六時間區間)、時間點t5至時間點t6的時間區間(即本文所述的第七時間區間) 、時間點t6至時間點t7(即本文所述的第八時間區間)以及時間點t7至時間點t8的時間區間(即本文所述的第九時間區間)。In detail, the power converter of the embodiment of the present invention performs the action interval in the non-complementary control mode, for example but not limited to the time interval from time point t0 to time point t1 (i.e., the first time interval described herein), the time interval from time point t1 to time point t2 (i.e., the second time interval described herein), the time interval from time point t2 to time point t3-1 (i.e., the third time interval described herein), the time interval from time point t3-1 to time point t3-2 (i.e., the fourth time interval described herein), the time interval from time point t3-2 to time point t4 (i.e., the fifth time interval described herein), the time interval from time point t4 to time point t5 (i.e., the sixth time interval described herein), and the time interval from time point t5 to time point t6 (i.e., the seventh time interval described herein) as shown in FIG. 10. , the time period from time point t6 to time point t7 (i.e. the eighth time period described herein), and the time period from time point t7 to time point t8 (i.e. the ninth time period described herein).
在如圖10所示的時間點t0至時間點t1的時間區間(即本文所述的第一時間區間)內,控制電路CTR開啟上橋開關Sw並關閉下橋開關Sr以及輔助開關Sa。此時,如圖2所示,輸入電源Vin的電流依序流經上橋開關Sw以及諧振電感Lr至輸出電感Lo,使得諧振電感Lr的電流以及輸出電感Lo的電流ILoad上升。諧振電感Lr的電流等於輸出電感Lo的電流。In the time interval from time point t0 to time point t1 as shown in FIG10 (i.e., the first time interval described herein), the control circuit CTR turns on the upper bridge switch Sw and turns off the lower bridge switch Sr and the auxiliary switch Sa. At this time, as shown in FIG2 , the current of the input power source Vin flows sequentially through the upper bridge switch Sw and the resonant inductor Lr to the output inductor Lo, causing the current of the resonant inductor Lr and the current ILoad of the output inductor Lo to increase. The current of the resonant inductor Lr is equal to the current of the output inductor Lo.
在如圖10所示的時間點t1至時間點t2的時間區間(即本文所述的第二時間區間)內,控制電路CTR關閉上橋開關Sw並維持關閉下橋開關Sr以及輔助開關Sa。此時,如圖3所示,輸出電感Lo的電流對上橋開關Sw的寄生電容Csw充電,同時對輔助開關Sa的寄生電容Csa以及下橋開關Sr的寄生電容Csr放電。In the time interval from time point t1 to time point t2 as shown in FIG10 (i.e., the second time interval described herein), the control circuit CTR turns off the upper bridge switch Sw and keeps the lower bridge switch Sr and the auxiliary switch Sa turned off. At this time, as shown in FIG3 , the current of the output inductor Lo charges the parasitic capacitance Csw of the upper bridge switch Sw, and discharges the parasitic capacitance Csa of the auxiliary switch Sa and the parasitic capacitance Csr of the lower bridge switch Sr.
在如圖10所示的時間點t2至時間點t3-1的時間區間(即本文所述的第三時間區間)內,控制電路CTR關閉上橋開關Sw以及輔助開關Sa並開啟下橋開關Sr。此時,諧振電感Lr與箝位電容Cclamp發生諧振,而輔助開關Sa未導通,如圖4所示,使諧振電感Lr的電流依序流經下橋開關Sr以及輔助開關Sa的本體二極體Dsa至箝位電容Cclamp,如此諧振電感Lr的能量傳遞給箝位電容Cclamp儲能。同時,下橋開關Sr的電流Isr流至輸出電感Lo。In the time interval from time point t2 to time point t3-1 as shown in FIG10 (i.e., the third time interval described herein), the control circuit CTR turns off the upper bridge switch Sw and the auxiliary switch Sa and turns on the lower bridge switch Sr. At this time, the resonant inductor Lr resonates with the clamping capacitor Cclamp, and the auxiliary switch Sa is not turned on, as shown in FIG4, so that the current of the resonant inductor Lr flows sequentially through the lower bridge switch Sr and the body diode Dsa of the auxiliary switch Sa to the clamping capacitor Cclamp, so that the energy of the resonant inductor Lr is transferred to the clamping capacitor Cclamp for energy storage. At the same time, the current Isr of the lower bridge switch Sr flows to the output inductor Lo.
下橋開關Sr的寄生電容Csr的跨壓在時間點t1至時間點t2的時間區間(即本文所述的第二時間區間)內降低至零值,且輔助開關Sa的寄生電容Csa的跨壓在時間點t2為零值,因此下橋開關Sr以及輔助開關Sa在時間點t2可實現零電壓切換。The voltage across the parasitic capacitor Csr of the lower bridge switch Sr is reduced to zero in the time period from time point t1 to time point t2 (i.e., the second time period described herein), and the voltage across the parasitic capacitor Csa of the auxiliary switch Sa is zero at time point t2, so the lower bridge switch Sr and the auxiliary switch Sa can achieve zero-voltage switching at time point t2.
也就是說,本發明的具有箝位機制的電源轉換器,藉由設置箝位電容Cclamp以及輔助開關Sa,與上橋開關Sw、諧振電感Lr、下橋開關Sr、輸出電感Lo、輸出電容Co以及控制電路CTR配置,可達成零電壓切換,以降低上橋開關Sw與下橋開關Sr在切換時的損耗,如此本發明的具有箝位機制的電源轉換器可維持高效率運作。That is to say, the power converter with a clamping mechanism of the present invention can achieve zero-voltage switching by setting a clamping capacitor Cclamp and an auxiliary switch Sa, and configuring an upper bridge switch Sw, a resonant inductor Lr, a lower bridge switch Sr, an output inductor Lo, an output capacitor Co and a control circuit CTR to reduce the loss of the upper bridge switch Sw and the lower bridge switch Sr during switching. In this way, the power converter with a clamping mechanism of the present invention can maintain high-efficiency operation.
在如圖10所示的時間點t3-1至時間點t3-2的時間區間(即本文所述的第四時間區間)內,控制電路CTR維持關閉上橋開關Sw以及輔助開關Sa並開啟下橋開關Sr,如圖5所示,下橋開關Sr的電流Isr持續流至輸出電感Lo。In the time period from time point t3-1 to time point t3-2 as shown in FIG10 (i.e., the fourth time period described herein), the control circuit CTR keeps closing the upper bridge switch Sw and the auxiliary switch Sa and opens the lower bridge switch Sr. As shown in FIG5 , the current Isr of the lower bridge switch Sr continues to flow to the output inductor Lo.
在如圖10所示的時間點t3-2至時間點t4的時間區間(即本文所述的第五時間區間)內,控制電路CTR維持關閉上橋開關Sw並開啟輔助開關Sa以及下橋開關Sr。此時,如圖6所示,箝位電容Cclamp的電流依序流經輔助開關Sa以及下橋開關Sr至諧振電感Lr,下橋開關Sr的電流Isr持續流至輸出電感Lo。In the time interval from time point t3-2 to time point t4 as shown in FIG10 (i.e., the fifth time interval described herein), the control circuit CTR keeps closing the upper bridge switch Sw and opens the auxiliary switch Sa and the lower bridge switch Sr. At this time, as shown in FIG6 , the current of the clamping capacitor Cclamp flows sequentially through the auxiliary switch Sa and the lower bridge switch Sr to the resonant inductor Lr, and the current Isr of the lower bridge switch Sr continues to flow to the output inductor Lo.
如圖10所示,在時間點t3-2至時間點t4的時間區間(即本文所述的第五時間區間)內,流經諧振電感Lr的電流ILr逐漸降低至小於零值。As shown in FIG. 10 , in the time period from time point t3-2 to time point t4 (ie, the fifth time period described herein), the current ILr flowing through the resonant inductor Lr gradually decreases to a value less than zero.
如圖10所示,輔助開關Sa的控制端(例如閘極端)的一控制訊號Vgssa維持高電壓準位的時間(即時間點t3-2至時間點t4的時間區間的時間)短,使輔助開關Sa的導通時間短,即控制電路CTR控制輔助開關Sa的導通時間在一導通時間長度門檻範圍內。如此,可降低輔助開關Sa的導通所造成的損耗,並且進一步提升轉換器效率。As shown in FIG10 , the time during which a control signal Vgssa at the control terminal (e.g., gate terminal) of the auxiliary switch Sa maintains a high voltage level (i.e., the time period from time point t3-2 to time point t4) is short, so that the conduction time of the auxiliary switch Sa is short, that is, the control circuit CTR controls the conduction time of the auxiliary switch Sa within a conduction time length threshold range. In this way, the loss caused by the conduction of the auxiliary switch Sa can be reduced, and the converter efficiency can be further improved.
在如圖10所示的時間點t4至時間點t5的時間區間(即本文所述的第六時間區間)內,控制電路CTR關閉上橋開關Sw、輔助開關Sa以及下橋開關Sr。此時,如圖7所示,上橋開關Sw的寄生電容Csw的電流流向輸入電源Vin,諧振電感Lr的電流流至輔助開關Sa的寄生電容Csa,下橋開關Sr的本體二極體Dsr的電流流至輸出電感Lo。In the time interval from time point t4 to time point t5 as shown in FIG10 (i.e., the sixth time interval described herein), the control circuit CTR turns off the upper bridge switch Sw, the auxiliary switch Sa, and the lower bridge switch Sr. At this time, as shown in FIG7 , the current of the parasitic capacitor Csw of the upper bridge switch Sw flows to the input power supply Vin, the current of the resonant inductor Lr flows to the parasitic capacitor Csa of the auxiliary switch Sa, and the current of the body diode Dsr of the lower bridge switch Sr flows to the output inductor Lo.
在如圖10所示的時間點t5至時間點t6的時間區間(即本文所述的第七時間區間)內,控制電路CTR維持關閉上橋開關Sw、下橋開關Sr以及輔助開關。此時,如圖8所示,諧振電感Lr的電流流經上橋開關Sw的本體二極體Dsw至輸入電源Vin,下橋開關Sr的本體二極體Dsr的電流Isr流至輸出電感Lo。In the time interval from time point t5 to time point t6 as shown in FIG10 (i.e., the seventh time interval described herein), the control circuit CTR keeps closing the upper bridge switch Sw, the lower bridge switch Sr, and the auxiliary switch. At this time, as shown in FIG8 , the current of the resonant inductor Lr flows through the body diode Dsw of the upper bridge switch Sw to the input power supply Vin, and the current Isr of the body diode Dsr of the lower bridge switch Sr flows to the output inductor Lo.
在如圖10所示的時間點t6至時間點t7的時間區間(即本文所述的第八時間區間)內,控制電路CTR開啟上橋開關Sw,並維持關閉下橋開關Sr以及輔助開關。此時,如圖9所示,諧振電感Lr的電流流經上橋開關Sw至輸入電源Vin,下橋開關Sr的本體二極體Dsr的電流Isr流至輸出電感Lo。In the time interval from time point t6 to time point t7 as shown in FIG10 (i.e., the eighth time interval described herein), the control circuit CTR turns on the upper bridge switch Sw, and keeps the lower bridge switch Sr and the auxiliary switch closed. At this time, as shown in FIG9 , the current of the resonant inductor Lr flows through the upper bridge switch Sw to the input power supply Vin, and the current Isr of the body diode Dsr of the lower bridge switch Sr flows to the output inductor Lo.
如圖10所示,當諧振電感Lr電流ILr極性反轉時,從第八時間區間(即時間點t6至時間點t7的時間區間)進入如第九時間區間(即時間點t7至時間點t8的時間區間)。As shown in FIG. 10 , when the polarity of the resonant inductor Lr and the current ILr is reversed, the resonant inductor Lr enters the ninth time period (i.e., the time period from time point t6 to time point t7) from the eighth time period (i.e., the time period from time point t7 to time point t8).
在如圖10所示的時間點t7至時間點t8的時間區間(即本文所述的第九時間區間)內,輸入電源Vin的電流(圖未示)流經上橋開關Sw至諧振電感Lr(此電流與在時間點t6至時間點t7的時間區間的電流的方向相反),下橋開關Sr的本體二極體Dsr的電流Isr流至輸出電感Lo。In the time period from time point t7 to time point t8 as shown in FIG. 10 (i.e., the ninth time period described herein), the current of the input power source Vin (not shown) flows through the upper bridge switch Sw to the resonant inductor Lr (this current is opposite to the direction of the current in the time period from time point t6 to time point t7), and the current Isr of the body diode Dsr of the lower bridge switch Sr flows to the output inductor Lo.
如圖10所示,當諧振電感電流ILr上升至與輸出電感Lo的電流ILoad 相同,下橋開關Sr的本體二極體Dsr截止,時間點t7至時間點t8的時間區間(即本文所述的第九時間區間)此階段結束。As shown in FIG. 10 , when the resonant inductor current ILr rises to the same level as the current ILoad of the output inductor Lo, the body diode Dsr of the lower bridge switch Sr is turned off, and the time period from time point t7 to time point t8 (ie, the ninth time period described herein) ends.
綜上所述,本發明提供一種具有箝位機制的電源轉換器。本發明的電源轉換器利用箝位電路元件產生負電流來達成零電壓切換開關元件,進一步提升轉換器效率。在開關控制方面使用有別於以往的非互補控制方法,相較於傳統互補控制方法,能在進一步降低轉換器損耗。另外,本發明的電源轉換器還可進一步進行回授控制,即採用漣波控制中的自適應關閉時間控制,使在輸入電壓、輸出電壓、負載電流改變時,也能維持相同的切換頻率,降低切換式電源的電磁干擾(EMI)的問題。In summary, the present invention provides a power converter with a clamping mechanism. The power converter of the present invention utilizes a clamping circuit element to generate a negative current to achieve zero-voltage switching of the switch element, thereby further improving the efficiency of the converter. In terms of switch control, a non-complementary control method different from the previous one is used, which can further reduce the converter loss compared to the traditional complementary control method. In addition, the power converter of the present invention can further perform feedback control, that is, adopt the adaptive closing time control in the ripple control, so that when the input voltage, output voltage, and load current change, the same switching frequency can be maintained, thereby reducing the electromagnetic interference (EMI) problem of the switching power supply.
以上所公開的內容僅為本發明的優選可行實施例,並非因此侷限本發明的申請專利範圍,所以凡是運用本發明說明書及圖式內容所做的等效技術變化,均包含於本發明的申請專利範圍內。The contents disclosed above are only preferred feasible embodiments of the present invention and are not intended to limit the scope of the patent application of the present invention. Therefore, all equivalent technical changes made using the contents of the specification and drawings of the present invention are included in the scope of the patent application of the present invention.
Vin:輸入電源 Sw:上橋開關 Sa:輔助開關 Sr:下橋開關 Dsw、Dsa、Dsr:本體二極體 Csw、Csa、Csr:寄生電容 Lr:諧振電感 Lo:輸出電感 Co:輸出電容 Cclamp:箝位電容 Vout:輸出電壓 ILoad:電流 CTR:控制電路 Vgssw、Vgssa、Vgssr、Vdssw:控制訊號 Vin: input power Sw: upper bridge switch Sa: auxiliary switch Sr: lower bridge switch Dsw, Dsa, Dsr: body diode Csw, Csa, Csr: parasitic capacitance Lr: resonant inductance Lo: output inductance Co: output capacitance Cclamp: clamping capacitance Vout: output voltage ILoad: current CTR: control circuit Vgssw, Vgssa, Vgssr, Vdssw: control signal
圖1為本發明實施例的具有箝位機制的電源轉換器的電路圖。FIG. 1 is a circuit diagram of a power converter with a clamping mechanism according to an embodiment of the present invention.
圖2為本發明實施例的具有箝位機制的電源轉換器的電流流向示意圖。FIG. 2 is a schematic diagram of current flow in a power converter with a clamping mechanism according to an embodiment of the present invention.
圖3為本發明實施例的具有箝位機制的電源轉換器的電流流向示意圖。FIG. 3 is a schematic diagram of current flow in a power converter with a clamping mechanism according to an embodiment of the present invention.
圖4為本發明實施例的具有箝位機制的電源轉換器的電流流向示意圖。FIG. 4 is a schematic diagram of current flow in a power converter with a clamping mechanism according to an embodiment of the present invention.
圖5為本發明實施例的具有箝位機制的電源轉換器的電流流向示意圖。FIG. 5 is a schematic diagram of current flow in a power converter with a clamping mechanism according to an embodiment of the present invention.
圖6為本發明實施例的具有箝位機制的電源轉換器的電流流向示意圖。FIG. 6 is a schematic diagram of current flow in a power converter with a clamping mechanism according to an embodiment of the present invention.
圖7為本發明實施例的具有箝位機制的電源轉換器的電流流向示意圖。FIG. 7 is a schematic diagram of current flow in a power converter with a clamping mechanism according to an embodiment of the present invention.
圖8為本發明實施例的具有箝位機制的電源轉換器的電流流向示意圖。FIG. 8 is a schematic diagram of current flow in a power converter with a clamping mechanism according to an embodiment of the present invention.
圖9為本發明實施例的具有箝位機制的電源轉換器的電流流向示意圖。FIG. 9 is a schematic diagram of current flow in a power converter with a clamping mechanism according to an embodiment of the present invention.
圖10為本發明實施例的具有箝位機制的電源轉換器的訊號的波形圖。FIG. 10 is a waveform diagram of a signal of a power converter with a clamping mechanism according to an embodiment of the present invention.
Vin:輸入電源 Vin: Input power
Sw:上橋開關 Sw: bridge switch
Sa:輔助開關 Sa: Auxiliary switch
Sr:下橋開關 Sr: Down bridge switch
Dsw、Dsa、Dsr:本體二極體 Dsw, Dsa, Dsr: body diode
Csw、Csa、Csr:寄生電容 Csw, Csa, Csr: parasitic capacitance
Lr:諧振電感 Lr: resonant inductance
Lo:輸出電感 Lo: output inductance
Co:輸出電容 Co: output capacitance
Cclamp:箝位電容 Cclamp: clamping capacitor
Vout:輸出電壓 Vout: output voltage
ILoad:電流 ILoad: current
CTR:控制電路 CTR: Control circuit
Claims (9)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW112141887A TWI879198B (en) | 2023-11-01 | 2023-11-01 | Power converter having clamping mechanism |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW112141887A TWI879198B (en) | 2023-11-01 | 2023-11-01 | Power converter having clamping mechanism |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI879198B true TWI879198B (en) | 2025-04-01 |
| TW202520624A TW202520624A (en) | 2025-05-16 |
Family
ID=96142196
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW112141887A TWI879198B (en) | 2023-11-01 | 2023-11-01 | Power converter having clamping mechanism |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI879198B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5066900A (en) * | 1989-11-14 | 1991-11-19 | Computer Products, Inc. | Dc/dc converter switching at zero voltage |
| US5262930A (en) * | 1992-06-12 | 1993-11-16 | The Center For Innovative Technology | Zero-voltage transition PWM converters |
| US6710582B2 (en) * | 2001-12-17 | 2004-03-23 | Murata Manufacturing Co., Ltd. | DC-DC converter and electronic device using the same |
| US20040264214A1 (en) * | 2003-06-25 | 2004-12-30 | Ming Xu | Quasi-resonant DC-DC converters with reduced body diode loss |
| US20050286272A1 (en) * | 2004-06-24 | 2005-12-29 | Minebea Co., Ltd. | DC-DC converter |
-
2023
- 2023-11-01 TW TW112141887A patent/TWI879198B/en active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5066900A (en) * | 1989-11-14 | 1991-11-19 | Computer Products, Inc. | Dc/dc converter switching at zero voltage |
| US5262930A (en) * | 1992-06-12 | 1993-11-16 | The Center For Innovative Technology | Zero-voltage transition PWM converters |
| US6710582B2 (en) * | 2001-12-17 | 2004-03-23 | Murata Manufacturing Co., Ltd. | DC-DC converter and electronic device using the same |
| US20040264214A1 (en) * | 2003-06-25 | 2004-12-30 | Ming Xu | Quasi-resonant DC-DC converters with reduced body diode loss |
| US20050286272A1 (en) * | 2004-06-24 | 2005-12-29 | Minebea Co., Ltd. | DC-DC converter |
Also Published As
| Publication number | Publication date |
|---|---|
| TW202520624A (en) | 2025-05-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10554136B1 (en) | Control of secondary switches based on secondary winding voltage in a power converter | |
| US9698688B2 (en) | Burst-mode control method for low input power consumption in resonant converters and related control device | |
| CN103066855B (en) | System and method used for no-voltage switch in power source transformation system | |
| US20120033453A1 (en) | Controller for a Resonant Switched-Mode Power Converter | |
| CN105896934B (en) | Switching power supply with adaptive clock and controller and control method thereof | |
| WO2020123478A1 (en) | Secondary winding sense for hard switch detection on the secondary side of a transformer in a power converter | |
| CN102594097A (en) | Switching power supply and control circuit and control method thereof | |
| JP2011526478A (en) | Resonant power converter | |
| CN103490636A (en) | Quasi-resonant control method, quasi-resonant system and quasi-resonant device for switching power supplies | |
| EP2211448A1 (en) | Switcing power supply, control circuit controlling switching power supply and control method of switching power supply | |
| JPWO2019225262A1 (en) | Totem pole type single-phase PFC converter | |
| WO2025138530A1 (en) | Switching converter and zero-crossing detection circuit thereof | |
| Xia et al. | High performance ZVT with bus clamping modulation technique for single phase full bridge inverters | |
| TWI879198B (en) | Power converter having clamping mechanism | |
| Zhang et al. | Adaptive current source drivers for efficiency optimization of high-frequency synchronous buck converters | |
| US12101030B2 (en) | Multi-level inverting buck-boost converter architecture | |
| CN104022672B (en) | Self adaptation adjustable delay circuit for Sofe Switch ZVT changer | |
| CN100421339C (en) | Switching control method and control circuit between phase shifting full bridge and PWM full bridge in converter | |
| CN104734686B (en) | Signal Modulation Interface for Solid State Electronics | |
| EP4564669A1 (en) | Switched-mode power supply | |
| CN105917564A (en) | Circuits and methods for operating switching regulators | |
| Sooksatra | Applying Inductor Current Time-Control to Resonant ZCS Boost Converter for Constant Switching Frequency Operation | |
| CN113852282A (en) | Control circuit of DC/DC boosting system | |
| CN106026032A (en) | Light-load soft shutdown circuit for Buck converter | |
| WO2019224431A1 (en) | Zero voltage switching power converters |