TWI759208B - Circuit and method for improving chip soft failure prevention capability, control chip and information processing device - Google Patents
Circuit and method for improving chip soft failure prevention capability, control chip and information processing device Download PDFInfo
- Publication number
- TWI759208B TWI759208B TW110117957A TW110117957A TWI759208B TW I759208 B TWI759208 B TW I759208B TW 110117957 A TW110117957 A TW 110117957A TW 110117957 A TW110117957 A TW 110117957A TW I759208 B TWI759208 B TW I759208B
- Authority
- TW
- Taiwan
- Prior art keywords
- chip
- inspection
- control chip
- unit
- sram
- Prior art date
Links
- 230000002265 prevention Effects 0.000 title claims abstract description 25
- 238000000034 method Methods 0.000 title claims description 37
- 230000010365 information processing Effects 0.000 title claims description 7
- 238000007689 inspection Methods 0.000 claims abstract description 92
- 230000003068 static effect Effects 0.000 claims abstract description 26
- 238000004891 communication Methods 0.000 claims abstract description 16
- 238000012795 verification Methods 0.000 claims abstract description 12
- 230000008569 process Effects 0.000 claims description 12
- 230000003111 delayed effect Effects 0.000 claims description 7
- 230000006872 improvement Effects 0.000 claims description 7
- 230000001934 delay Effects 0.000 claims description 3
- 230000002159 abnormal effect Effects 0.000 abstract description 6
- 238000013524 data verification Methods 0.000 abstract description 5
- 238000010586 diagram Methods 0.000 description 13
- 238000013461 design Methods 0.000 description 4
- 125000004122 cyclic group Chemical group 0.000 description 2
- 230000002708 enhancing effect Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000011084 recovery Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000005856 abnormality Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Debugging And Monitoring (AREA)
Abstract
本發明主要揭示一種晶片軟失效之防止能力提升電路,應用於內含一微控制器、一靜態隨機存取記憶體和一檢驗單元的一控制晶片之中;其中,所述電路耦接於該檢驗單元和該靜態隨機存取記憶體之間,且主要包括一延時單元,其係配置用以使該檢驗單元向該靜態隨機存取記憶體所執行的一數據編碼檢驗的一起始時間往後延時一預設時間,從而使檢驗單元在等待所述預設時間經過的過程中可以避開該靜態隨機存取記憶體之通信異常或不穩定所導致的數據校驗失敗。最終,在所述數據編碼檢驗的結果顯示檢驗通過後,啟動該微控制器,使所述控制晶片開始正常工作。The present invention mainly discloses a chip soft failure prevention capability enhancement circuit, which is applied to a control chip including a microcontroller, a static random access memory and an inspection unit; wherein, the circuit is coupled to the circuit. Between the checking unit and the SRAM, and mainly includes a delay unit, which is configured to make the checking unit perform a data encoding check on the SRAM after a start time Delaying a predetermined time, so that the verification unit can avoid data verification failure caused by abnormal or unstable communication of the SRAM while waiting for the predetermined time to pass. Finally, after the result of the data coding inspection shows that the inspection is passed, the microcontroller is started, so that the control chip starts to work normally.
Description
本發明為控制晶片之相關領域,尤指應用於晶片軟失效之防止能力提升電路和方法。The present invention relates to the related field of control chips, and particularly relates to a circuit and method for improving the ability to prevent soft failure of chips.
目前,觸控裝置已經廣泛地應用在具有觸控需求的各式電子裝置之中。圖1顯示習知的一種觸控裝置的方塊圖。如圖1所示,習知的觸控裝置1a包括:一觸控面板11a與至少一觸控晶片12a。圖2為顯示於圖1內的觸控晶片所包含的一微控制器121a、一靜態隨機存取記憶體122a和一快閃記憶體123a的方塊圖。熟悉觸控裝置之設計與製造的電子工程師必然知道,該觸控晶片12a的典型啟動流程包括以下步驟:At present, touch devices have been widely used in various electronic devices with touch requirements. FIG. 1 shows a block diagram of a conventional touch device. As shown in FIG. 1, the conventional touch device 1a includes: a touch panel 11a and at least one
(1)觸控晶片12a上電或復位(reset);(1) The
(2)將儲存在快閃記憶體123a內的所需文件(如:bin文件)載入靜態隨機存取記憶體122a內,如果該快閃記憶體123a內沒有預存所需文件,則由一外部主機處理器10a將所需文件載入該靜態隨機存取記憶體122a內;(2) Load the required file (eg bin file) stored in the
(3)對載入該靜態隨機存取記憶體122a之中的文件進行數據編碼的正確性檢查;(3) Checking the correctness of data encoding on the file loaded into the
(4)在文件的數據編碼正確的情況下,啟動微控制器121a,從而觸控晶片12a開始正常工作。(4) When the data encoding of the file is correct, start the
實務經驗顯示,當手指碰觸該觸控面板11a時,生成於指尖的靜電放電(Electro Static Discharge, ESD)之電荷可能會通過觸控面板11a的線路而傳送至該觸控晶片12a。由於靜態隨機存取記憶體122a包括複數個鎖存單元,且每個鎖存單元的位元狀態為0或1,因ESD而產生的脈衝電流會導致鎖存單元的位元狀態突然跳變。換句話說,在手指碰觸觸控面板11a的瞬間,ESD可能會造成載入該靜態隨機存取記憶體122a之中的文件的數據編碼產生錯誤,從而使該觸控晶片12a出現軟失效(Soft fail)。當然,現有的觸控晶片12a含有ESD防護電路之設計,但是仍無法完全防止軟失效。Practical experience shows that when a finger touches the touch panel 11a, the electrostatic discharge (Electro Static Discharge, ESD) charges generated at the fingertip may be transmitted to the
有鑑於此,一種用以改善觸控晶片軟失效的方案於是被提出。圖3顯示具改進軟失效能力的觸控晶片12a的內部單元方塊圖。比較圖3與圖2之後,應可輕易地發現,圖3所示之觸控晶片12a的內部單元更包括一檢驗單元124a,用以檢驗該靜態隨機存取記憶體122a之中的文件的數據編碼是否正確。如果文件的數據編碼因ESD的影響而產生跳變或失效(即,檢驗不通過),則令觸控晶片12a重新執行前述步驟(1)-(4),使觸控晶片12a自我恢復從而回到正常工作狀態。In view of this, a solution for improving the soft failure of the touch chip is proposed. FIG. 3 shows a block diagram of the internal cells of the
可惜的是,低成本的觸控晶片12a通常不包含快閃記憶體(flash)123a,因此圖3所示之方案無法應用在低成本的觸控晶片12a而使該觸控晶片12a實現自我恢復。另一方面,以包含圖3所示之方案的觸控晶片12a來說,如果ESD事件的持續時間較長,則有可能在檢驗單元124a執行文件的數據編碼檢測的過程中因為靜態隨機存取記憶體122a的通信的異常或不穩定而導致數據校驗失敗,使得觸控晶片12a無法透過重啟微控制器121a的方式實現自我恢復。在此情況下,觸控晶片12a出現軟失效。Unfortunately, the low-
由上述說明可知,本領域亟需一種晶片軟失效之防止能力提升電路和方法。It can be seen from the above description that there is an urgent need in the art for a circuit and method for improving the capability of preventing chip soft failure.
本發明之主要目的在於提供一種晶片軟失效之防止能力提升電路,應用於內含一微控制器、一靜態隨機存取記憶體和一檢驗單元的一控制晶片之中;其中,所述電路耦接於該檢驗單元和該靜態隨機存取記憶體之間,且主要包括一延時單元,其係配置用以使該檢驗單元向該靜態隨機存取記憶體所執行的一數據編碼檢驗的一起始時間往後延時一預設時間,從而使檢驗單元在等待所述預設時間經過的過程中可以避開該靜態隨機存取記憶體之通信異常或不穩定所導致的數據校驗失敗。最終,在所述數據編碼檢驗的結果顯示檢驗通過後,啟動該微控制器,使所述控制晶片開始正常工作。The main object of the present invention is to provide a chip soft failure prevention capability improvement circuit, which is applied to a control chip including a microcontroller, a static random access memory and an inspection unit; wherein the circuit is coupled to is connected between the checking unit and the SRAM, and mainly includes a delay unit, which is configured to enable the checking unit to perform a start of a data encoding check on the SRAM The time is delayed by a predetermined time, so that the verification unit can avoid data verification failure caused by abnormal or unstable communication of the SRAM while waiting for the predetermined time to pass. Finally, after the result of the data coding inspection shows that the inspection is passed, the microcontroller is started, so that the control chip starts to work normally.
為達成上述目的,本發明提出所述晶片軟失效之防止能力提升電路的一實施例,其應用於內含一微控制器、一靜態隨機存取記憶體和一檢驗單元的一控制晶片之中;其中,所述晶片軟失效之防止能力提升電路耦接於該檢驗單元和該靜態隨機存取記憶體之間,且包括:In order to achieve the above object, the present invention proposes an embodiment of the chip soft failure prevention capability improvement circuit, which is applied to a control chip including a microcontroller, a static random access memory and an inspection unit. ; wherein, the chip soft failure prevention capability improvement circuit is coupled between the inspection unit and the SRAM, and includes:
一延時單元,配置用以使該檢驗單元向該靜態隨機存取記憶體所執行的一數據編碼檢驗的一起始時間往後延時一第一時間。a delay unit configured to delay a start time of a data encoding check performed by the checking unit to the SRAM by a first time.
在一實施例中,一循環控制單元配置用以使該檢驗單元向該靜態隨機存取記憶體a重複執行N次所述數據編碼檢驗,N為正整數; 其中,在執行N次所述數據編碼檢驗的過程中,該延時單元使每一次所述數據編碼檢驗的該起始時間往後延時一第二時間,該第二時間小於該第一時間。In one embodiment, a loop control unit is configured to make the verification unit repeatedly perform the data encoding verification to the SRAM a for N times, where N is a positive integer; During the coding check, the delay unit delays the start time of each data coding check by a second time, and the second time is smaller than the first time.
在一實施例中,在完成N次所述數據編碼檢驗之後,該控制晶片在所述數據編碼檢驗的結果顯示檢驗不通過的情況下中斷該微控制器的一啟動程序。In one embodiment, after completing N times of the data encoding inspection, the control chip interrupts a startup procedure of the microcontroller when the result of the data encoding inspection indicates that the inspection fails.
在另一實施例中,在完成N次所述數據編碼檢驗之後,該控制晶片在所述數據編碼檢驗的結果顯示檢驗不通過的情況下透過一信號通信腳位通知外部的一主機處理器,使該主機處理器將至少一文件直接載入該靜態隨機存取記憶體之中,或將所述文件儲存至該控制晶片所含有的一快閃記憶體之中。In another embodiment, after completing the N times of the data encoding inspection, the control chip notifies an external host processor through a signal communication pin when the result of the data encoding inspection indicates that the inspection fails, The host processor is caused to directly load at least one file into the SRAM, or store the file into a flash memory included in the control chip.
同時,本發明還提出一種晶片軟失效之防止能力提升方法的一實施例,係由一控制晶片實現;其中,該控制晶片內含一微控制器、一靜態隨機存取記憶體和一檢驗單元,且所述晶片軟失效之防止能力提升方法包括以下步驟:At the same time, the present invention also provides an embodiment of a method for improving the ability of preventing soft failure of a chip, which is realized by a control chip; wherein, the control chip includes a microcontroller, a static random access memory and an inspection unit. , and the method for improving the ability to prevent soft failure of the wafer includes the following steps:
(1)在該檢驗單元向該靜態隨機存取記憶體執行一數據編碼檢驗之時,使該數據編碼檢驗的一起始時間往後延時一預設時間;以及(1) when the checking unit performs a data coding check on the SRAM, delaying a start time of the data coding check by a preset time; and
(2)在所述數據編碼檢驗的結果顯示檢驗通過的情況下,啟動該微控制器,使所述控制晶片開始正常工作。(2) When the result of the data coding inspection shows that the inspection is passed, start the microcontroller to make the control chip start to work normally.
在一實施例中,在完成N次所述數據編碼檢驗之後,該控制晶片在所述數據編碼檢驗的結果顯示檢驗不通過的情況下透過一信號通信腳位通知外部的一主機處理器,使該主機處理器將至少一文件直接載入該靜態隨機存取記憶體之中,或將所述文件儲存至該控制晶片所含有的一快閃記憶體之中。In one embodiment, after completing N times of the data code inspection, the control chip notifies an external host processor through a signal communication pin when the result of the data code inspection shows that the inspection fails, so that the The host processor directly loads at least one file into the SRAM, or stores the file in a flash memory included in the control chip.
並且,本發明又提出所述晶片軟失效之防止能力提升方法的另一實施例,係由一控制晶片實現;其中,該控制晶片內含一微控制器、一靜態隨機存取記憶體和一檢驗單元,且所述晶片軟失效之防止能力提升方法包括以下步驟:In addition, the present invention provides another embodiment of the method for improving the chip soft failure prevention capability, which is implemented by a control chip; wherein the control chip includes a microcontroller, a static random access memory and a An inspection unit, and the method for improving the capability of preventing soft failure of a wafer includes the following steps:
(1)在該檢驗單元向該靜態隨機存取記憶體執行一數據編碼檢驗之時,使該檢驗單元向該靜態隨機存取記憶體重複執行N次所述數據編碼檢驗,N為正整數;在執行N次所述數據編碼檢驗的過程中,每一次所述數據編碼檢驗的一起始時間係往後延時一預設時間;以及(1) when the checking unit performs a data encoding check on the SRAM, causing the checking unit to repeatedly perform the data encoding checking on the SRAM N times, where N is a positive integer; In the process of performing N times of the data coding check, a start time of each data coding check is delayed by a preset time; and
(2)在執行N次所述數據編碼檢驗的過程中,在任一次所述數據編碼檢驗的結果顯示檢驗通過的情況下,啟動該微控制器,使所述控制晶片開始正常工作。(2) In the process of performing N times of the data coding inspection, if the result of any one of the data coding inspections shows that the inspection is passed, start the microcontroller to make the control chip start to work normally.
在一實施例中,在完成N次所述數據編碼檢驗之後,該控制晶片在所述數據編碼檢驗的結果顯示檢驗不通過的情況下透過一信號通信腳位通知外部的一主機處理器,使該主機處理器將至少一文件直接載入該靜態隨機存取記憶體之中,或將所述文件儲存至該控制晶片所含有的一快閃記憶體之中。In one embodiment, after completing N times of the data code inspection, the control chip notifies an external host processor through a signal communication pin when the result of the data code inspection shows that the inspection fails, so that the The host processor directly loads at least one file into the SRAM, or stores the file in a flash memory included in the control chip.
進一步地 ,本發明還提供一種控制晶片,其具有一微控制器、一靜態隨機存取記憶體和一檢驗單元;其特徵在於,該控制晶片進一步具有如前所述本發明之晶片軟失效之防止能力提升電路。Further, the present invention also provides a control chip, which has a microcontroller, a static random access memory and an inspection unit; it is characterized in that the control chip further has the chip soft fail function of the present invention as described above. Prevent the ability to enhance the circuit.
並且,本發明又提供一種資訊處理裝置,其特徵在於具有一觸控面板以及至少一個如前所述本發明之控制晶片。在可行的實施例中,該資訊處理裝置是選自於由觸控裝置、智能手機、智能手錶、智能手環、平板電腦、筆記型電腦、一體式電腦、和門禁裝置所組成群組之中的一種電子裝置。Furthermore, the present invention further provides an information processing device, which is characterized by having a touch panel and at least one control chip of the present invention as described above. In a feasible embodiment, the information processing device is selected from the group consisting of touch devices, smart phones, smart watches, smart bracelets, tablet computers, notebook computers, all-in-one computers, and access control devices of an electronic device.
為使 貴審查委員能進一步瞭解本發明之結構、特徵、目的、與其優點,茲附以圖式及較佳具體實施例之詳細說明如後。In order to enable your examiners to further understand the structure, characteristics, purpose, and advantages of the present invention, drawings and detailed descriptions of preferred embodiments are attached as follows.
本發明旨在揭示一種晶片軟失效之防止能力提升電路,應用於一控制晶片之中,該控制晶片內含一微控制器、一靜態隨機存取記憶體和一檢驗單元。本發明使所述電路耦接於該檢驗單元和該靜態隨機存取記憶體之間,用以使該檢驗單元向該靜態隨機存取記憶體所執行的一數據編碼檢驗的一起始時間往後延時一預設時間,從而使檢驗單元在等待所述預設時間經過的過程中可以避開該靜態隨機存取記憶體之通信異常或不穩定所導致的數據校驗失敗。最終,在所述數據編碼檢驗的結果顯示檢驗通過後,啟動該微控制器,使所述控制晶片開始正常工作。The present invention aims to disclose a chip soft failure prevention capability improvement circuit, which is applied in a control chip, and the control chip includes a microcontroller, a static random access memory and an inspection unit. In the present invention, the circuit is coupled between the checking unit and the SRAM, so that a start time of a data encoding check performed by the checking unit to the SRAM is later than Delaying a predetermined time, so that the verification unit can avoid data verification failure caused by abnormal or unstable communication of the SRAM while waiting for the predetermined time to pass. Finally, after the result of the data coding inspection shows that the inspection is passed, the microcontroller is started, so that the control chip starts to work normally.
第一實施例first embodiment
圖4顯示包含本發明之一種觸控晶片的一觸控裝置的方塊圖,其中該觸控晶片包含本發明之晶片軟失效之防止能力提升電路。如圖1所示,於第一實施例之中,該觸控裝置1包括:一觸控面板11與至少一本發明之觸控晶片12。圖2為顯示於圖1內的觸控晶片所包含的一微控制器121、一靜態隨機存取記憶體122和一快閃記憶體123的方塊圖。圖5顯示本發明之觸控晶片的內部單元的第一方塊圖。依據本發明之設計,該觸控晶片12包括:一微控制器121、一靜態隨機存取記憶體122、一檢驗單元124以及本發明之一種晶片軟失效之防止能力提升電路125,且所述晶片軟失效之防止能力提升電路125主要包含一延時單元1251,其係配置用以使該檢驗單元124向該靜態隨機存取記憶體122所執行的一數據編碼檢驗的一起始時間往後延時一第一時間。4 shows a block diagram of a touch device including a touch chip of the present invention, wherein the touch chip includes the chip soft failure prevention capability enhancement circuit of the present invention. As shown in FIG. 1 , in the first embodiment, the touch device 1 includes: a
圖6顯示利用圖5所示電路執行的本發明之一種晶片軟失效之防止能力提升方法的流程圖。如圖5與圖6所示,本發明之晶片軟失效之防止能力提升方法係由一觸控晶片12實現,該觸控晶片12包含一微控制器121、一靜態隨機存取記憶體122、一檢驗單元124以及包含一延時單元1251的本發明之晶片軟失效之防止能力提升電路125。在觸控晶片12上電或復位(Reset)後,必須將儲存在快閃記憶體123內的所需文件(如:bin文件)載入靜態隨機存取記憶體122之中,而檢驗單元124便用以檢驗載入該靜態隨機存取記憶體122a之中的文件是否有受到外力(如:ESD)影響而出現數據編碼錯誤之情況。簡單地說,檢驗單元124用以向該靜態隨機存取記憶體122a執行一數據編碼檢驗。FIG. 6 shows a flow chart of a method for improving the prevention capability of a chip soft failure according to the present invention implemented by the circuit shown in FIG. 5 . As shown in FIG. 5 and FIG. 6 , the method for improving the chip soft failure prevention capability of the present invention is realized by a
如圖5與圖6所示,本發明之方法首先執行步驟S1:在該檢驗單元124向該靜態隨機存取記憶體122a執行一數據編碼檢驗之時,使該數據編碼檢驗的一起始時間往後延時一預設時間。接著,執行步驟S2:在所述數據編碼檢驗的結果顯示檢驗通過的情況下,啟動該微控制器121,使所述觸控晶片12開始正常工作。應可理解,在將本發明之晶片軟失效之防止能力提升電路125(包含延時單元1251)耦接在該檢驗單元124和該靜態隨機存取記憶體122之間以後,該檢驗單元124在每一次觸控晶片12的復位啟動時執行所述數據編碼檢驗之起始時間會被延時一第一時間。如此,在該檢驗單元124等待所述第一時間經過的過程中便可以避開該靜態隨機存取記憶體122之通信異常或不穩定,從而在通信穩定後才開始對該靜態隨機存取記憶體122進行所述數據編碼檢驗,避免所述數據編碼檢驗因受到突發的ESD影響而出現數據校驗失敗的情況。最終,在所述數據編碼檢驗的結果顯示檢驗通過後,啟動該微控制器121,使所述觸控晶片12開始正常工作。As shown in FIG. 5 and FIG. 6 , the method of the present invention first executes step S1: when the
第二實施例Second Embodiment
圖7顯示顯示本發明之觸控晶片的內部單元的第二方塊圖,其中該觸控晶片包含本發明之晶片軟失效之防止能力提升電路。依據本發明之設計,於第二實施例中,包含於該觸控晶片12之中的發明之晶片軟失效之防止能力提升電路125包含一延時單元1251以及一循環控制單元1252。其中,該延時單元1251配置用以使該檢驗單元124向該靜態隨機存取記憶體122所執行的一數據編碼檢驗的一起始時間往後延時一第一時間。並且,該循環控制單元1252配置用以使該檢驗單元124向該靜態隨機存取記憶體122a重複執行N次所述數據編碼檢驗,N為正整數。更詳細地說明,在執行N次所述數據編碼檢驗的過程中,該延時單元1251使每一次所述數據編碼檢驗的該起始時間往後延時一第二時間,該第二時間小於前述第一實施例所使用的第一時間。7 shows a second block diagram showing the internal unit of the touch chip of the present invention, wherein the touch chip includes the chip soft failure prevention capability enhancement circuit of the present invention. According to the design of the present invention, in the second embodiment, the chip soft failure prevention
圖8顯示利用圖7所示電路執行的本發明之一種晶片軟失效之防止能力提升方法的流程圖。如圖7與圖8所示,本發明之晶片軟失效之防止能力提升方法係由一觸控晶片12實現,該觸控晶片12包含一微控制器121、一靜態隨機存取記憶體122、一檢驗單元124以及包含一延時單元1251和一循環控制單元1252的本發明之晶片軟失效之防止能力提升電路125。在觸控晶片12上電或復位(Reset)後,必須將儲存在快閃記憶體123內的所需文件(如:bin文件)載入靜態隨機存取記憶體122之中,而檢驗單元124便用以檢驗載入該靜態隨機存取記憶體122a之中的文件是否有受到外力(如:ESD)影響而出現數據編碼錯誤之情況。簡單地說,檢驗單元124用以向該靜態隨機存取記憶體122a執行一數據編碼檢驗。FIG. 8 shows a flow chart of a method for improving the prevention capability of a chip soft failure according to the present invention implemented by the circuit shown in FIG. 7 . As shown in FIG. 7 and FIG. 8 , the method for improving the chip soft failure prevention capability of the present invention is realized by a
如圖7與圖8所示,本發明之方法首先執行步驟S1a:在該檢驗單元124向該靜態隨機存取記憶體122執行一數據編碼檢驗之時,使該檢驗單元124向該靜態隨機存取記憶體122重複執行N次所述數據編碼檢驗,N為正整數;在執行N次所述數據編碼檢驗的過程中,每一次所述數據編碼檢驗的一起始時間係往後延時一預設時間。接著,執行步驟S2a:在執行N次所述數據編碼檢驗的過程中,在任一次所述數據編碼檢驗的結果顯示檢驗通過的情況下,啟動該微控制器121,使所述觸控晶片12開始正常工作。As shown in FIG. 7 and FIG. 8 , the method of the present invention firstly executes step S1a: when the
特別說明的是,在前述第一實施例所使用的方法中,所述第一時間設定的越長則越容易避開該靜態隨機存取記憶體之通信異常或不穩定。然而,設定過長的第一時間在觸控裝置的系統運行上可能會帶給用戶觸摸響應遲鈍的感受,但是設定過短的第一時間又可能會無法避開通信失效期。基於這個理由,於第二實施例的方法中,本發明在所述晶片軟失效之防止能力提升電路125之中增設了循環控制單元1252,配置用以使該檢驗單元124向該靜態隨機存取記憶體122a重複執行N次所述數據編碼檢驗。應可理解,循環校驗是為了解決所述第一時間之設定時間過長的問題,縮短等待時間(即,第二時間)同時增加循環檢驗次數,只要有一次數據編碼校驗通過就可以認為校驗成功,跳出循環。如此,不但可以這樣能減少等待時間,也可以提高系統響應速度。In particular, in the method used in the aforementioned first embodiment, the longer the first time is set, the easier it is to avoid abnormal or unstable communication of the SRAM. However, setting the first time that is too long may give the user a feeling of sluggish touch response in the system operation of the touch device, but setting the first time that is too short may fail to avoid the communication expiration period. For this reason, in the method of the second embodiment, the present invention adds a
補充說明的是,在一可行實施例中,在完成N次所述數據編碼檢驗之後,該觸控晶片12在所述數據編碼檢驗的結果顯示檢驗不通過的情況下中斷該微控制器121的一啟動程序。並且,在另一可行實施例中,在完成N次所述數據編碼檢驗之後,該觸控晶片12在所述數據編碼檢驗的結果顯示檢驗不通過的情況下透過一信號通信腳位通知外部的一主機處理器,使該主機處理器將至少一文件直接載入該靜態隨機存取記憶體122之中,或將所述文件儲存至該觸控晶片12所含有的一快閃記憶體123之中。It should be added that, in a possible embodiment, after completing the N times of the data encoding inspection, the
另外,由於本發明的晶片軟失效之防止能力提升電路可有效解決晶片軟失效的問題,因此,除了觸控晶片外,本發明亦可應用至資訊處理、畫面顯示、電力控制等其他領域的控制晶片中,亦即本發明的應用並不限於觸控晶片。In addition, since the chip soft failure prevention capability improvement circuit of the present invention can effectively solve the problem of chip soft failure, the present invention can also be applied to control in other fields such as information processing, screen display, power control, etc. in addition to touch chips In the chip, that is, the application of the present invention is not limited to the touch chip.
如此,上述已完整且清楚地說明本發明之一種晶片軟失效之防止能力提升電路;並且,經由上述可得知本發明具有下列優點:In this way, the above has completely and clearly described a chip soft failure prevention capability enhancement circuit of the present invention; and, from the above, it can be known that the present invention has the following advantages:
(1)本發明揭示示一種晶片軟失效之防止能力提升電路,應用於內含一微控制器、一靜態隨機存取記憶體和一檢驗單元的一控制晶片之中;其中,所述電路耦接於該檢驗單元和該靜態隨機存取記憶體之間,且主要包括一延時單元,其係配置用以使該檢驗單元向該靜態隨機存取記憶體所執行的一數據編碼檢驗的一起始時間往後延時一預設時間,從而使檢驗單元在等待所述預設時間經過的過程中可以避開該靜態隨機存取記憶體之通信異常或不穩定所導致的數據校驗失敗。最終,在所述數據編碼檢驗的結果顯示檢驗通過後,啟動該微控制器,使所述控制晶片開始正常工作。(1) The present invention discloses a circuit for improving the capability of preventing chip soft failure, which is applied to a control chip including a microcontroller, a static random access memory and an inspection unit; wherein the circuit is coupled to is connected between the checking unit and the SRAM, and mainly includes a delay unit, which is configured to enable the checking unit to perform a start of a data encoding check on the SRAM The time is delayed by a predetermined time, so that the verification unit can avoid data verification failure caused by abnormal or unstable communication of the SRAM while waiting for the predetermined time to pass. Finally, after the result of the data coding inspection shows that the inspection is passed, the microcontroller is started, so that the control chip starts to work normally.
(2)本發明同時揭示一種控制晶片,其具有一微控制器、一靜態隨機存取記憶體和一檢驗單元;其特徵在於,該控制晶片進一步具有如前所述本發明之晶片軟失效之防止能力提升電路。(2) The present invention also discloses a control chip, which has a microcontroller, a static random access memory and an inspection unit; it is characterized in that the control chip further has the chip soft failure function of the present invention as described above. Prevent the ability to enhance the circuit.
(3)本發明同時提供一種資訊處理裝置,其特徵在於具有一觸控面板以及至少一個如前所述本發明之控制晶片。在可行的實施例中,該資訊處理裝置是選自於由觸控裝置、智能手機、智能手錶、智能手環、平板電腦、筆記型電腦、一體式電腦、和門禁裝置所組成群組之中的一種電子裝置。(3) The present invention also provides an information processing device, which is characterized by having a touch panel and at least one control chip of the present invention as described above. In a feasible embodiment, the information processing device is selected from the group consisting of touch devices, smart phones, smart watches, smart bracelets, tablet computers, notebook computers, all-in-one computers, and access control devices of an electronic device.
必須加以強調的是,前述本案所揭示者乃為較佳實施例,舉凡局部之變更或修飾而源於本案之技術思想而為熟習該項技藝之人所易於推知者,俱不脫本案之專利權範疇。It must be emphasized that the above-mentioned disclosure in this case is a preferred embodiment, and any partial changes or modifications originating from the technical ideas of this case and easily inferred by those who are familiar with the art are within the scope of the patent of this case. category of rights.
綜上所陳,本案無論目的、手段與功效,皆顯示其迥異於習知技術,且其首先發明合於實用,確實符合發明之專利要件,懇請 貴審查委員明察,並早日賜予專利俾嘉惠社會,是為至禱。To sum up, regardless of the purpose, means and effect of this case, it shows that it is completely different from the conventional technology, and its first invention is suitable for practical use, and it does meet the requirements of a patent for invention. Society is to pray for the best.
1a:觸控裝置
11a:觸控面板
12a:觸控晶片
121a:微控制器
122a:靜態隨機存取記憶體
123a:快閃記憶體
124a:檢驗單元
1:觸控裝置
11:觸控面板
12:觸控晶片
121:微控制器
122:靜態隨機存取記憶體
123:快閃記憶體
124:檢驗單元
125:晶片軟失效之防止能力提升電路
1251:延時單元
1252:循環控制單元
S1:在該檢驗單元向該靜態隨機存取記憶體執行一數據編碼檢驗之時,使該數據編碼檢驗的一起始時間往後延時一預設時間
S2:在所述數據編碼檢驗的結果顯示檢驗通過的情況下,啟動該微控制器,使所述觸控晶片開始正常工作
S1a:在該檢驗單元向該靜態隨機存取記憶體執行一數據編碼檢驗之時,使該檢驗單元向該靜態隨機存取記憶體重複執行N次所述數據編碼檢驗,N為正整數;在執行N次所述數據編碼檢驗的過程中,每一次所述數據編碼檢驗的一起始時間係往後延時一預設時間
S2a:在執行N次所述數據編碼檢驗的過程中,在任一次所述數據編碼檢驗的結果顯示檢驗通過的情況下,啟動該微控制器,使所述觸控晶片開始正常工作1a: Touch device
11a:
圖1為習知的一種觸控裝置的方塊圖; 圖2為顯示於圖1內的觸控晶片所包含的一微控制器、一靜態隨機存取記憶體和一快閃記憶體的方塊圖; 圖3為具改進軟失效能力的一種觸控晶片的內部單元方塊圖; 圖4為包含本發明之一種觸控晶片的一觸控裝置的方塊圖; 圖5為本發明之觸控晶片的內部單元的第一方塊圖; 圖6為利用圖5所示電路執行的本發明之一種晶片軟失效之防止能力提升方法的流程圖; 圖7為本發明之觸控晶片的內部單元的第二方塊圖;以及 圖8為利用圖7所示電路執行的本發明之一種晶片軟失效之防止能力提升方法的流程圖。 FIG. 1 is a block diagram of a conventional touch device; 2 is a block diagram showing a microcontroller, a SRAM and a flash memory included in the touch chip shown in FIG. 1; 3 is a block diagram of an internal unit of a touch chip with improved soft failure capability; 4 is a block diagram of a touch device including a touch chip of the present invention; 5 is a first block diagram of an internal unit of the touch chip of the present invention; FIG. 6 is a flow chart of a method for improving the ability to prevent soft failure of a chip of the present invention executed by using the circuit shown in FIG. 5; 7 is a second block diagram of the internal unit of the touch chip of the present invention; and FIG. 8 is a flow chart of a method for improving the capability of preventing soft failure of a chip according to the present invention, executed by the circuit shown in FIG. 7 .
12:觸控晶片 12: Touch Chip
121:微控制器 121: Microcontroller
122:靜態隨機存取記憶體 122: Static random access memory
123:快閃記憶體 123: flash memory
124:檢驗單元 124: Inspection unit
125:晶片軟失效之防止能力提升電路 125: Chip Soft Failure Prevention Ability Enhancement Circuit
1251:延時單元 1251: Delay unit
Claims (10)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW110117957A TWI759208B (en) | 2021-05-18 | 2021-05-18 | Circuit and method for improving chip soft failure prevention capability, control chip and information processing device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW110117957A TWI759208B (en) | 2021-05-18 | 2021-05-18 | Circuit and method for improving chip soft failure prevention capability, control chip and information processing device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI759208B true TWI759208B (en) | 2022-03-21 |
| TW202247166A TW202247166A (en) | 2022-12-01 |
Family
ID=81710867
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW110117957A TWI759208B (en) | 2021-05-18 | 2021-05-18 | Circuit and method for improving chip soft failure prevention capability, control chip and information processing device |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI759208B (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6516363B1 (en) * | 1999-08-06 | 2003-02-04 | Micron Technology, Inc. | Output data path having selectable data rates |
| US20040123173A1 (en) * | 2002-12-23 | 2004-06-24 | Emberling Brian D. | Controlling the propagation of a control signal by means of variable I/O delay compensation using a programmable delay circuit and detection sequence |
| US20070204190A1 (en) * | 2006-02-28 | 2007-08-30 | Advanced Micro Devices, Inc. | Test algorithm selection in memory built-in self test controller |
| US7491948B2 (en) * | 2006-01-30 | 2009-02-17 | International Business Machines Corporation | Method of detecting and transmitting radiation detection information to a network |
| TWI467435B (en) * | 2012-04-30 | 2015-01-01 | Winpower Optronics Corp | Touch panel and startup method thereof |
| CN105589609A (en) * | 2014-10-24 | 2016-05-18 | 杨艳 | Anti-interference module of mutual capacitance touch chip |
-
2021
- 2021-05-18 TW TW110117957A patent/TWI759208B/en active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6516363B1 (en) * | 1999-08-06 | 2003-02-04 | Micron Technology, Inc. | Output data path having selectable data rates |
| US20040123173A1 (en) * | 2002-12-23 | 2004-06-24 | Emberling Brian D. | Controlling the propagation of a control signal by means of variable I/O delay compensation using a programmable delay circuit and detection sequence |
| US7491948B2 (en) * | 2006-01-30 | 2009-02-17 | International Business Machines Corporation | Method of detecting and transmitting radiation detection information to a network |
| US20070204190A1 (en) * | 2006-02-28 | 2007-08-30 | Advanced Micro Devices, Inc. | Test algorithm selection in memory built-in self test controller |
| TWI467435B (en) * | 2012-04-30 | 2015-01-01 | Winpower Optronics Corp | Touch panel and startup method thereof |
| CN105589609A (en) * | 2014-10-24 | 2016-05-18 | 杨艳 | Anti-interference module of mutual capacitance touch chip |
Also Published As
| Publication number | Publication date |
|---|---|
| TW202247166A (en) | 2022-12-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| RU2007122339A (en) | ISOLATED COMPUTER ENVIRONMENT TAPED TO THE CENTRAL PROCESSOR AND THE MOTHERBOARD | |
| US10878099B2 (en) | Hardware assisted fault injection detection | |
| TWI274991B (en) | A method, apparatus, and system for buffering instructions | |
| CN111007763B (en) | IIC bus unlocking control method | |
| US20180260280A1 (en) | Safe reset techniques for microcontroller systems in safety related applications | |
| TWI759208B (en) | Circuit and method for improving chip soft failure prevention capability, control chip and information processing device | |
| US8176281B2 (en) | Controlling access to an embedded memory of a microcontroller | |
| CN103530196A (en) | Method for preventing single event upset of FPGA | |
| JP5561791B2 (en) | Information processing apparatus, information processing method, and information processing program | |
| CN104487950B (en) | The control of microprocessor | |
| US9575860B2 (en) | Apparatus and a method for memory testing by a programmable circuit in a safety critical system | |
| TWI782569B (en) | Reset source monitoring circuit, touch chip and information processing device | |
| US8230286B1 (en) | Processor reliability improvement using automatic hardware disablement | |
| US20090265581A1 (en) | Data system having a variable clock pulse rate | |
| US20120210109A1 (en) | Hardware reset reason | |
| CN110032485B (en) | Multi-core processor and fault injection method thereof | |
| CN104268081B (en) | A kind of software operation state monitoring method and device | |
| TWI881780B (en) | Method of a dual bios image processing mechanism | |
| TWI904973B (en) | Electronic device and control method | |
| Bailan et al. | Verification of soft error detection mechanism through fault injection on hardware emulation platform | |
| CN100514304C (en) | Enabling circuit of monitoring timer and method thereof | |
| CN116700786B (en) | Microcontroller and method for preventing Flash of microcontroller from being erased by mistake | |
| CN114661511B (en) | Device error processing method, device, equipment and storage medium | |
| CN120260631A (en) | Delayed power-off control circuit, memory chip and reset method thereof | |
| WO2005085978A2 (en) | Electronic circuit arrangement for detecting a failing clock |