TWI534583B - Low-dropout voltage regulator - Google Patents
Low-dropout voltage regulator Download PDFInfo
- Publication number
- TWI534583B TWI534583B TW104112683A TW104112683A TWI534583B TW I534583 B TWI534583 B TW I534583B TW 104112683 A TW104112683 A TW 104112683A TW 104112683 A TW104112683 A TW 104112683A TW I534583 B TWI534583 B TW I534583B
- Authority
- TW
- Taiwan
- Prior art keywords
- voltage
- type transistor
- control signal
- electrically connected
- switch
- Prior art date
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 9
- 239000013078 crystal Substances 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 8
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000005611 electricity Effects 0.000 description 1
- 230000001568 sexual effect Effects 0.000 description 1
Landscapes
- Continuous-Control Power Sources That Use Transistors (AREA)
Description
本發明是有關於一種穩壓器,且特別是有關於一種低壓差穩壓器。 This invention relates to a voltage regulator and, more particularly, to a low dropout voltage regulator.
近年來,低壓差穩壓器(low-dropout voltage regulator,簡稱LDO)因具有低雜訊、體積小、低成本等優點,已成為電源電路的主流,並廣泛地應用在各種電子產品中。在操作上,低壓差穩壓器可將輸入電壓轉換成輸出電壓,以供後端的負載使用。然而,在無負載的狀態下,現有的低壓差穩壓器的內部依舊存有導通到接地端的多個電流路徑,進而導致現有的低壓差穩壓器具有較大的待機電流(standby current),從而增加現有之低壓差穩壓器的功率消耗。 In recent years, low-dropout voltage regulator (LDO) has become the mainstream of power supply circuits due to its low noise, small size, low cost, etc., and is widely used in various electronic products. In operation, the low dropout regulator converts the input voltage to an output voltage for use by the back end load. However, in the no-load state, the existing low-dropout regulator still has a plurality of current paths that are conducted to the ground, thereby causing the existing low-dropout regulator to have a large standby current. Thereby increasing the power consumption of the existing low dropout regulator.
本發明提供一種低壓差穩壓器,利用差動放大器所產生的控制訊號來控制回授電路與訊號產生電路,以藉此減少低壓差穩壓器的待機電流,從而減少低壓差穩壓器的功率消耗。 The invention provides a low-dropout voltage regulator, which uses a control signal generated by a differential amplifier to control a feedback circuit and a signal generation circuit, thereby reducing a standby current of a low-dropout regulator, thereby reducing a low-dropout regulator. Power consumption.
本發明的低壓差穩壓器,具有電壓輸出端,並包括第一差動放大器、功率開關、阻抗元件、第二差動放大器、回授電路與訊號產生電路。第一差動放大器依據參考電壓與回授電壓產生第一控制訊號。功率開關接收輸入電壓,並受控於第一控制訊號。阻抗元件電性連接在功率開關與電壓輸出端之間。第二差動放大器電性連接阻抗元件的兩端,並產生第二控制訊號。回授電路依據第二控制訊號而決定是否產生回授電壓。訊號產生電路依據第二控制訊號而決定是否產生參考電壓。 The low dropout regulator of the present invention has a voltage output terminal and includes a first differential amplifier, a power switch, an impedance component, a second differential amplifier, a feedback circuit and a signal generating circuit. The first differential amplifier generates a first control signal according to the reference voltage and the feedback voltage. The power switch receives the input voltage and is controlled by the first control signal. The impedance element is electrically connected between the power switch and the voltage output. The second differential amplifier is electrically connected to both ends of the impedance element and generates a second control signal. The feedback circuit determines whether to generate a feedback voltage according to the second control signal. The signal generating circuit determines whether to generate a reference voltage according to the second control signal.
在本發明的一實施例中,上述的第二差動放大器具有輸入偏移電壓。此外,當電壓輸出端電性連接負載時,第二差動放大器依據阻抗元件之兩端的電壓將第二控制訊號切換至第一準位。當電壓輸出端與負載電性不相連時,第二差動放大器依據輸入偏移電壓將第二控制訊號切換至第二準位。 In an embodiment of the invention, the second differential amplifier has an input offset voltage. In addition, when the voltage output terminal is electrically connected to the load, the second differential amplifier switches the second control signal to the first level according to the voltage across the impedance element. When the voltage output terminal is not connected to the load electrical property, the second differential amplifier switches the second control signal to the second level according to the input offset voltage.
基於上述,本發明之低壓差穩壓器利用第一差動放大器所產生的第一控制訊號控制功率開關,並利用第二差動放大器所產生的第二控制訊號來控制回授電路與訊號產生電路。藉此,將可有效地減少低壓差穩壓器的待機電流,從而減少低壓差穩壓器的功率消耗。 Based on the above, the low-dropout regulator of the present invention controls the power switch by using the first control signal generated by the first differential amplifier, and controls the feedback circuit and the signal generation by using the second control signal generated by the second differential amplifier. Circuit. Thereby, the standby current of the low dropout regulator can be effectively reduced, thereby reducing the power consumption of the low dropout regulator.
為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。 The above described features and advantages of the invention will be apparent from the following description.
10‧‧‧低壓差穩壓器 10‧‧‧ Low dropout regulator
101‧‧‧電壓輸出端 101‧‧‧voltage output
110、140‧‧‧差動放大器 110, 140‧‧‧Differential Amplifier
120‧‧‧功率開關 120‧‧‧Power switch
130‧‧‧阻抗元件 130‧‧‧ impedance components
150‧‧‧回授電路 150‧‧‧Return circuit
160‧‧‧訊號產生電路 160‧‧‧Signal generation circuit
151、161‧‧‧開關 151, 161‧‧ ‧ switch
162‧‧‧電壓產生器 162‧‧‧Voltage generator
R1~R3‧‧‧電阻 R1~R3‧‧‧ resistor
PT1、PT2‧‧‧電流路徑 PT1, PT2‧‧‧ current path
20‧‧‧負載 20‧‧‧ load
VIN‧‧‧輸入電壓 VIN‧‧‧ input voltage
VO‧‧‧輸出電壓 VO‧‧‧ output voltage
VR‧‧‧參考電壓 VR‧‧‧reference voltage
VF‧‧‧回授電壓 VF‧‧‧ feedback voltage
CT1、CT2‧‧‧控制訊號 CT1, CT2‧‧‧ control signals
310‧‧‧理想放大器 310‧‧‧Ideal amplifier
320‧‧‧輸入偏移電壓 320‧‧‧Input offset voltage
TM31‧‧‧正輸入端 TM31‧‧‧ positive input
TM32‧‧‧負輸入端 TM32‧‧‧Negative input
TM33‧‧‧輸出端 TM33‧‧‧ output
410‧‧‧輸入級 410‧‧‧ input level
420‧‧‧輸出級 420‧‧‧Output
430‧‧‧電流源 430‧‧‧current source
MN41~MN43‧‧‧N型電晶體 MN41~MN43‧‧‧N type transistor
MP41、MP42‧‧‧P型電晶體 MP41, MP42‧‧‧P type transistor
VD‧‧‧電源電壓 VD‧‧‧Power supply voltage
圖1為依據本發明一實施例之低壓差穩壓器的電路示意圖。 1 is a circuit diagram of a low dropout voltage regulator according to an embodiment of the invention.
圖2為依據本發明一實施例之低壓差穩壓器在無負載狀態下的電路示意圖。 2 is a circuit diagram of a low dropout regulator in an unloaded state in accordance with an embodiment of the present invention.
圖3為依據本發明一實施例之差動放大器的等效電路圖。 3 is an equivalent circuit diagram of a differential amplifier in accordance with an embodiment of the present invention.
圖4為依據本發明一實施例之差動放大器的電路示意圖。 4 is a circuit diagram of a differential amplifier in accordance with an embodiment of the present invention.
圖1為依據本發明一實施例之低壓差穩壓器的電路示意圖。如圖1所示,低壓差穩壓器10具有一電壓輸出端101,以提供輸出電壓VO給負載20。此外,低壓差穩壓器10包括差動放大器110、功率開關120、阻抗元件130、差動放大器140、回授電路150與訊號產生電路160。其中,差動放大器110的正輸入端電性連接訊號產生電路160,以接收參考電壓VR。差動放大器110的負輸入端電性連接回授電路150,以接收回授電壓VF。此外,差動放大器110依據參考電壓VR與回授電壓VF產生控制訊號CT1。 1 is a circuit diagram of a low dropout voltage regulator according to an embodiment of the invention. As shown in FIG. 1, the low dropout regulator 10 has a voltage output 101 to provide an output voltage VO to the load 20. Further, the low dropout voltage regulator 10 includes a differential amplifier 110, a power switch 120, an impedance element 130, a differential amplifier 140, a feedback circuit 150, and a signal generating circuit 160. The positive input terminal of the differential amplifier 110 is electrically connected to the signal generating circuit 160 to receive the reference voltage VR. The negative input terminal of the differential amplifier 110 is electrically connected to the feedback circuit 150 to receive the feedback voltage VF. In addition, the differential amplifier 110 generates the control signal CT1 according to the reference voltage VR and the feedback voltage VF.
功率開關120接收輸入電壓VIN,並受控於控制訊號CT1。阻抗元件130電性連接在功率開關120與電壓輸出端101之間。差動放大器140的正輸入端電性連接阻抗元件130的第一端,且差動放大器140的負輸入端電性連接阻抗元件130的第二端。亦即,差動放大器140電性連接阻抗元件130的兩端。此外, 差動放大器140用以產生控制訊號CT2,以控制回授電路150與訊號產生電路160。例如,回授電路150可依據控制訊號CT2而決定是否產生回授電壓VF,且訊號產生電路160可依據控制訊號CT2而決定是否產生參考電壓VR。 The power switch 120 receives the input voltage VIN and is controlled by the control signal CT1. The impedance element 130 is electrically connected between the power switch 120 and the voltage output terminal 101. The positive input terminal of the differential amplifier 140 is electrically connected to the first end of the impedance element 130, and the negative input terminal of the differential amplifier 140 is electrically connected to the second end of the impedance element 130. That is, the differential amplifier 140 is electrically connected to both ends of the impedance element 130. In addition, The differential amplifier 140 is configured to generate a control signal CT2 to control the feedback circuit 150 and the signal generating circuit 160. For example, the feedback circuit 150 can determine whether to generate the feedback voltage VF according to the control signal CT2, and the signal generation circuit 160 can determine whether to generate the reference voltage VR according to the control signal CT2.
更進一步來看,回授電路150包括開關151、電阻R1與電阻R2。其中,開關151的第一端電性連接電壓輸出端101,且開關151的控制端電性連接差動放大器140的輸出端,以接收控制訊號CT2。電阻R1的第一端電性連接開關151的第二端。電阻R2的第一端電性連接電阻R1的第二端,且電阻R2的第二端電性連接至接地端。再者,訊號產生電路160包括開關161與電壓產生器162。其中,開關161的第一端接收輸入電壓VIN,開關161的第二端電性連接電壓產生器162,且開關161的控制端電性連接差動放大器140的輸出端,以接收控制訊號CT2。此外,阻抗元件130可例如是一電阻R3,且電阻R3電性連接在差動放大器140的兩輸入端之間。 Further, the feedback circuit 150 includes a switch 151, a resistor R1, and a resistor R2. The first end of the switch 151 is electrically connected to the voltage output terminal 101, and the control end of the switch 151 is electrically connected to the output end of the differential amplifier 140 to receive the control signal CT2. The first end of the resistor R1 is electrically connected to the second end of the switch 151. The first end of the resistor R2 is electrically connected to the second end of the resistor R1, and the second end of the resistor R2 is electrically connected to the ground. Furthermore, the signal generating circuit 160 includes a switch 161 and a voltage generator 162. The first end of the switch 161 receives the input voltage VIN, the second end of the switch 161 is electrically connected to the voltage generator 162, and the control end of the switch 161 is electrically connected to the output end of the differential amplifier 140 to receive the control signal CT2. In addition, the impedance element 130 can be, for example, a resistor R3, and the resistor R3 is electrically connected between the two input terminals of the differential amplifier 140.
在操作上,低壓差穩壓器10可透過電壓輸出端101電性連接至負載20,並透過輸出電壓VO來驅動負載20。舉例來說,如圖1所示,當電壓輸出端101電性連接負載20時,一開始差動放大器110的負輸入端可透過回授電路150導通至接地端,且差動放大器110的正輸入端處於浮接(floating)狀態,進而致使差動放大器110將控制訊號CT1切換至第一準位(例如,高準位)。此外,功率開關120會響應於具有第一準位的控制訊號CT1而導通 其第一端與第二端,進而產生流經阻抗元件130的電流,並致使阻抗元件130的兩端分別產生相應的電壓。 In operation, the low dropout regulator 10 is electrically coupled to the load 20 via the voltage output 101 and drives the load 20 through the output voltage VO. For example, as shown in FIG. 1, when the voltage output terminal 101 is electrically connected to the load 20, the negative input terminal of the differential amplifier 110 can be turned on to the ground through the feedback circuit 150, and the differential amplifier 110 is positive. The input is in a floating state, which in turn causes the differential amplifier 110 to switch the control signal CT1 to a first level (eg, a high level). In addition, the power switch 120 is turned on in response to the control signal CT1 having the first level. The first end and the second end, in turn, generate a current flowing through the impedance element 130, and cause the two ends of the impedance element 130 to generate respective voltages.
差動放大器140會依據阻抗元件130之兩端的電壓將控制訊號CT2切換至第一準位(例如,高準位)。舉例來說,當電流流經阻抗元件130時,阻抗元件130的兩端會產生一電壓差。此外,阻抗元件130所形成的電壓差會促使差動放大器140之正輸入端的準位大於差動放大器140之負輸入端的準位,進而致使差動放大器140將控制訊號CT2切換至第一準位(例如,高準位)。 The differential amplifier 140 switches the control signal CT2 to a first level (eg, a high level) in accordance with the voltage across the impedance element 130. For example, when a current flows through the impedance element 130, a voltage difference is generated across the impedance element 130. In addition, the voltage difference formed by the impedance component 130 causes the level of the positive input terminal of the differential amplifier 140 to be higher than the level of the negative input terminal of the differential amplifier 140, thereby causing the differential amplifier 140 to switch the control signal CT2 to the first level. (for example, high level).
再者,回授電路150會響應於具有第一準位的控制訊號CT2產生回授電壓VF。舉例來說,回授電路150會響應於具有第一準位的控制訊號CT2導通開關151。藉此,將可形成電流路徑PT1,且輸出電壓VO將可透過開關151傳送至電阻R1。此外,電阻R1與電阻R2會對輸出電壓VO進行分壓,進而產生回授電壓VF。換言之,當電壓輸出端101電性連接負載20時,回授電路150可依據控制訊號CT2導通開關151,以透過電阻R1的第二端產生回授電壓VF。 Furthermore, the feedback circuit 150 generates a feedback voltage VF in response to the control signal CT2 having the first level. For example, the feedback circuit 150 turns on the switch 151 in response to the control signal CT2 having the first level. Thereby, the current path PT1 will be formed, and the output voltage VO will be transmitted through the switch 151 to the resistor R1. In addition, the resistor R1 and the resistor R2 divide the output voltage VO to generate a feedback voltage VF. In other words, when the voltage output terminal 101 is electrically connected to the load 20, the feedback circuit 150 can turn on the switch 151 according to the control signal CT2 to generate the feedback voltage VF through the second end of the resistor R1.
另一方面,訊號產生電路160會響應於具有第一準位的控制訊號CT2產生參考電壓VR。舉例來說,訊號產生電路160會響應於具有第一準位的控制訊號CT2導通開關161。藉此,將可形成電流路徑PT2,且輸入電壓VIN可透過開關161傳送至電壓產生器162。此外,電壓產生器162會將來自開關161的輸入電壓VIN轉換成參考電壓VR。換言之,當電壓輸出端101電性連接 負載20時,訊號產生電路160可依據控制訊號CT2導通開關161,以致使電壓產生器162依據來自開關161的輸入電壓VIN產生參考電壓VR。 On the other hand, the signal generating circuit 160 generates the reference voltage VR in response to the control signal CT2 having the first level. For example, the signal generating circuit 160 turns on the switch 161 in response to the control signal CT2 having the first level. Thereby, the current path PT2 will be formed, and the input voltage VIN can be transmitted to the voltage generator 162 through the switch 161. Further, the voltage generator 162 converts the input voltage VIN from the switch 161 into a reference voltage VR. In other words, when the voltage output terminal 101 is electrically connected When the load 20 is received, the signal generating circuit 160 can turn on the switch 161 according to the control signal CT2, so that the voltage generator 162 generates the reference voltage VR according to the input voltage VIN from the switch 161.
此外,回授電路150會依據輸出電壓VO調整回授電壓VF,且差動放大器110會依據回授電壓VF與參考電壓VR調整功率開關120所產生的電流,進而致使低壓差穩壓器10可產生穩定的輸出電壓VO。換言之,在有負載的情況下,差動放大器140會將控制訊號CT2切換至第一準位,以致使回授電路150產生回授電壓VF,並致使訊號產生電路160產生參考電壓VR。此外,低壓差穩壓器10會依據授電壓VF與參考電壓VR調整功率開關120的電流,以將輸入電壓VIN轉換成穩定的輸出電壓VO。 In addition, the feedback circuit 150 adjusts the feedback voltage VF according to the output voltage VO, and the differential amplifier 110 adjusts the current generated by the power switch 120 according to the feedback voltage VF and the reference voltage VR, thereby causing the low-dropout regulator 10 to Produces a stable output voltage VO. In other words, in the case of a load, the differential amplifier 140 switches the control signal CT2 to the first level, so that the feedback circuit 150 generates the feedback voltage VF and causes the signal generating circuit 160 to generate the reference voltage VR. In addition, the low dropout regulator 10 adjusts the current of the power switch 120 according to the voltage VF and the reference voltage VR to convert the input voltage VIN into a stable output voltage VO.
值得注意的是,當電壓輸出端101與負載20電性不相連時,亦即當低壓差穩壓器10處於無負載狀態時,差動放大器140會將控制訊號CT2切換至第二準位。此時,回授電路150將停止產生回授電壓VF,且訊號產生電路160將停止產生參考電壓VR。換言之,在無負載的情況下,低壓差穩壓器10可利用控制訊號CT2禁能回授電路150與訊號產生電路160,進而可以有效地減少低壓差穩壓器10的待機電流(standby current),從而有效地減少低壓差穩壓器10的功率消耗。 It should be noted that when the voltage output terminal 101 is electrically disconnected from the load 20, that is, when the low dropout voltage regulator 10 is in a no-load state, the differential amplifier 140 switches the control signal CT2 to the second level. At this time, the feedback circuit 150 will stop generating the feedback voltage VF, and the signal generation circuit 160 will stop generating the reference voltage VR. In other words, in the case of no load, the low-dropout regulator 10 can disable the feedback circuit 150 and the signal generating circuit 160 by using the control signal CT2, thereby effectively reducing the standby current of the low-dropout regulator 10. Thereby, the power consumption of the low dropout regulator 10 is effectively reduced.
舉例來說,圖2為依據本發明一實施例之低壓差穩壓器在無負載狀態下的電路示意圖。如圖2所示,差動放大器140的兩輸入端之間具有一輸入偏移電壓(input offset voltage)。此外,在 無負載的情況下,流經阻抗元件130的電流將大幅度地降低,進而導致阻抗元件130所產生的電壓差小於差動放大器140的輸入偏移電壓。此時,差動放大器140之正輸入端的準位將小於差動放大器140之負輸入端的準位,進而致使差動放大器140將控制訊號CT2切換至第二準位(例如,低準位)。 For example, FIG. 2 is a circuit diagram of a low dropout regulator in an unloaded state in accordance with an embodiment of the present invention. As shown in FIG. 2, there is an input offset voltage between the two input terminals of the differential amplifier 140. In addition, in In the absence of load, the current flowing through the impedance element 130 will be greatly reduced, thereby causing the voltage difference generated by the impedance element 130 to be less than the input offset voltage of the differential amplifier 140. At this time, the level of the positive input terminal of the differential amplifier 140 will be lower than the level of the negative input terminal of the differential amplifier 140, thereby causing the differential amplifier 140 to switch the control signal CT2 to the second level (eg, low level).
換言之,在無負載的情況下,亦即當電壓輸出端101與負載電性不相連時,差動放大器140會依據輸入偏移電壓將控制訊號CT2切換至第二準位(例如,低準位)。此外,回授電路150會響應於具有第二準位的控制訊號CT2停止產生回授電壓VF。舉例來說,回授電路150會響應於具有第二準位的控制訊號CT2不導通開關151。藉此,回授電路150將無法形成如圖1所示的電流路徑PT1,進而停止提供回授電壓VF。此外,隨著開關151的不導通,電壓輸出端101會被切換至浮接狀態,進而致使功率開關120無法導通。 In other words, in the case of no load, that is, when the voltage output terminal 101 is not connected to the load power, the differential amplifier 140 switches the control signal CT2 to the second level according to the input offset voltage (for example, a low level). ). In addition, the feedback circuit 150 stops generating the feedback voltage VF in response to the control signal CT2 having the second level. For example, the feedback circuit 150 will not turn on the switch 151 in response to the control signal CT2 having the second level. Thereby, the feedback circuit 150 will not be able to form the current path PT1 as shown in FIG. 1, thereby stopping the supply of the feedback voltage VF. In addition, as the switch 151 is not turned on, the voltage output terminal 101 is switched to the floating state, thereby causing the power switch 120 to be incapable of being turned on.
再者,訊號產生電路160會響應於具有第二準位的控制訊號CT2停止產生參考電壓VR。舉例來說,訊號產生電路160會響應於具有第二準位的控制訊號CT2不導通開關162。藉此,訊號產生電路160將無法形成如圖1所示的電流路徑PT2,進而停止產生參考電壓VR。換言之,在無負載的情況下,低壓差穩壓器10可利用控制訊號CT2切斷如圖1所示的電流路徑PT1與電流路徑PT2,進而可以有效地減少低壓差穩壓器10的待機電流。 Furthermore, the signal generating circuit 160 stops generating the reference voltage VR in response to the control signal CT2 having the second level. For example, the signal generation circuit 160 may not turn on the switch 162 in response to the control signal CT2 having the second level. Thereby, the signal generating circuit 160 will not be able to form the current path PT2 as shown in FIG. 1, thereby stopping the generation of the reference voltage VR. In other words, in the case of no load, the low-dropout regulator 10 can cut off the current path PT1 and the current path PT2 as shown in FIG. 1 by using the control signal CT2, thereby effectively reducing the standby current of the low-dropout regulator 10. .
為了致使本領域具有通常知識者可以更了解差動放大器 140的輸入偏移電壓,圖3為依據本發明一實施例之差動放大器的等效電路圖。如圖3所示,差動放大器140相當於一理想放大器310的正輸入端耦接一輸入偏移電壓320。此外,差動放大器140具有正輸入端TM31、負輸入端TM32與輸出端TM33。當差動放大器140的正輸入端TM31與負輸入端TM32短路時,差動放大器140會基於輸入偏移電壓320而產生具有第二準位的控制訊號CT2。 In order to make the general knowledge in the field, the difference amplifier can be better understood. An input offset voltage of 140, and FIG. 3 is an equivalent circuit diagram of a differential amplifier according to an embodiment of the present invention. As shown in FIG. 3, the differential amplifier 140 is coupled to an input voltage of a positive input terminal of an ideal amplifier 310. Further, the differential amplifier 140 has a positive input terminal TM31, a negative input terminal TM32, and an output terminal TM33. When the positive input terminal TM31 of the differential amplifier 140 is shorted to the negative input terminal TM32, the differential amplifier 140 generates a control signal CT2 having a second level based on the input offset voltage 320.
值得一提的是,本領域具有通常知識者可透過調整差動放大器140之內部元件的尺寸來形成所需的輸入偏移電壓320。舉例來說,圖4為依據本發明一實施例之差動放大器的電路示意圖。如圖4所示,差動放大器140包括輸入級410、輸出級420與電流源430。其中,輸入級410包括N型電晶體MN41與N型電晶體MN42。此外,N型電晶體MN41的控制端用以作為差動放大器140的正輸入端TM31,且N型電晶體MN42的控制端用以作為差動放大器140的負輸入端TM32。再者,N型電晶體MN41的尺寸(例如,寬長比)小於N型電晶體MN42的尺寸(例如,寬長比),以形成輸入偏移電壓320。輸出級420電性連接N型電晶體MN41的第一端與N型電晶體MN42的第一端,並透過輸出端TM33提供控制訊號CT2。電流源430電性連接N型電晶體MN41的第二端與N型電晶體MN42的第二端。 It is worth mentioning that those skilled in the art can form the required input offset voltage 320 by adjusting the size of the internal components of the differential amplifier 140. For example, FIG. 4 is a circuit diagram of a differential amplifier in accordance with an embodiment of the present invention. As shown in FIG. 4, the differential amplifier 140 includes an input stage 410, an output stage 420, and a current source 430. The input stage 410 includes an N-type transistor MN41 and an N-type transistor MN42. Further, the control terminal of the N-type transistor MN41 is used as the positive input terminal TM31 of the differential amplifier 140, and the control terminal of the N-type transistor MN42 is used as the negative input terminal TM32 of the differential amplifier 140. Furthermore, the size (eg, aspect ratio) of the N-type transistor MN41 is smaller than the size (eg, aspect ratio) of the N-type transistor MN42 to form the input offset voltage 320. The output stage 420 is electrically connected to the first end of the N-type transistor MN41 and the first end of the N-type transistor MN42, and provides the control signal CT2 through the output terminal TM33. The current source 430 is electrically connected to the second end of the N-type transistor MN41 and the second end of the N-type transistor MN42.
具體而言,輸出級420包括P型電晶體MP41與P型電晶體MP42,且電流源430包括N型電晶體MN43。其中,P型電 晶體MP41的第一端電性連接N型電晶體MN41的第一端,P型電晶體MP41的第二端接收電源電壓VD,且P型電晶體MP41的控制端電性連接P型電晶體MP42的控制端。P型電晶體MP42的第一端電性連接N型電晶體MN42的第一端,P型電晶體MP42的第二端接收電源電壓VD,且P型電晶體MP42的控制端與第一端電性相連。N型電晶體MN43的第一端電性連接N型電晶體MN41的第二端與N型電晶體MN42的第二端,N型電晶體MN43的第二端電性連接至接地端,且N型電晶體MN43的控制端與第一端電性相連。 Specifically, the output stage 420 includes a P-type transistor MP41 and a P-type transistor MP42, and the current source 430 includes an N-type transistor MN43. Among them, P type electricity The first end of the crystal MP41 is electrically connected to the first end of the N-type transistor MN41, the second end of the P-type transistor MP41 receives the power supply voltage VD, and the control end of the P-type transistor MP41 is electrically connected to the P-type transistor MP42. The console. The first end of the P-type transistor MP42 is electrically connected to the first end of the N-type transistor MN42, the second end of the P-type transistor MP42 receives the power supply voltage VD, and the control end of the P-type transistor MP42 is electrically connected to the first end Sexual connection. The first end of the N-type transistor MN43 is electrically connected to the second end of the N-type transistor MN41 and the second end of the N-type transistor MN42, and the second end of the N-type transistor MN43 is electrically connected to the ground, and N The control end of the type transistor MN43 is electrically connected to the first end.
此外,圖4實施例是以金氧半導體電晶體(Metal Oxide Semiconductor transistor)來實現N型電晶體MN41~MN43與P型電晶體MP41~MP42。因此,在圖4實施例中,N型電晶體MN41~MN43與P型電晶體MP41~MP42的第一端、第二端與控制端,分別為金氧半導體電晶體的汲極、源極與閘極。此外,在另一實施例中,N型電晶體MN41~MN43與P型電晶體MP41~MP42也可分別採用雙載子電晶體(bipolar transistor)來實現。 In addition, in the embodiment of FIG. 4, the N-type transistors MN41 to MN43 and the P-type transistors MP41 to MP42 are realized by a metal oxide semiconductor transistor (Metal Oxide Semiconductor transistor). Therefore, in the embodiment of FIG. 4, the first end, the second end, and the control end of the N-type transistors MN41-MN43 and the P-type transistors MP41-MP42 are respectively the drain and source of the MOS transistor. Gate. In addition, in another embodiment, the N-type transistors MN41-MN43 and the P-type transistors MP41-MP42 may also be implemented by bipolar transistors, respectively.
綜上所述,本發明之低壓差穩壓器利用差動放大器產生控制訊號。此外,回授電路會依據控制訊號而決定是否產生回授電壓,且訊號產生電路會依據控制訊號而決定是否產生參考電壓。藉此,在無負載的情況下,低壓差穩壓器將可切斷回授電路與訊號產生電路中的電流路徑,進而可有效地減少低壓差穩壓器的待機電流,進而減少低壓差穩壓器的功率消耗。此外,在有負 載的情況下,低壓差穩壓器也可迅速恢復供電。 In summary, the low dropout regulator of the present invention utilizes a differential amplifier to generate a control signal. In addition, the feedback circuit determines whether to generate the feedback voltage according to the control signal, and the signal generation circuit determines whether to generate the reference voltage according to the control signal. Therefore, under no load, the low dropout regulator can cut off the current path in the feedback circuit and the signal generating circuit, thereby effectively reducing the standby current of the low dropout regulator, thereby reducing the low dropout stability. The power consumption of the press. In addition, there is a negative In the case of a load, the low dropout regulator can also quickly restore power.
雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。 Although the present invention has been disclosed in the above embodiments, it is not intended to limit the present invention, and any one of ordinary skill in the art can make some changes and refinements without departing from the spirit and scope of the present invention. The scope of the invention is defined by the scope of the appended claims.
10‧‧‧低壓差穩壓器 10‧‧‧ Low dropout regulator
101‧‧‧電壓輸出端 101‧‧‧voltage output
110、140‧‧‧差動放大器 110, 140‧‧‧Differential Amplifier
120‧‧‧功率開關 120‧‧‧Power switch
130‧‧‧阻抗元件 130‧‧‧ impedance components
150‧‧‧回授電路 150‧‧‧Return circuit
160‧‧‧訊號產生電路 160‧‧‧Signal generation circuit
151、161‧‧‧開關 151, 161‧‧ ‧ switch
162‧‧‧電壓產生器 162‧‧‧Voltage generator
R1~R3‧‧‧電阻 R1~R3‧‧‧ resistor
PT1、PT2‧‧‧電流路徑 PT1, PT2‧‧‧ current path
20‧‧‧負載 20‧‧‧ load
VIN‧‧‧輸入電壓 VIN‧‧‧ input voltage
VO‧‧‧輸出電壓 VO‧‧‧ output voltage
VR‧‧‧參考電壓 VR‧‧‧reference voltage
VF‧‧‧回授電壓 VF‧‧‧ feedback voltage
CT1、CT2‧‧‧控制訊號 CT1, CT2‧‧‧ control signals
Claims (9)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW104112683A TWI534583B (en) | 2015-04-21 | 2015-04-21 | Low-dropout voltage regulator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW104112683A TWI534583B (en) | 2015-04-21 | 2015-04-21 | Low-dropout voltage regulator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI534583B true TWI534583B (en) | 2016-05-21 |
| TW201638697A TW201638697A (en) | 2016-11-01 |
Family
ID=56509366
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW104112683A TWI534583B (en) | 2015-04-21 | 2015-04-21 | Low-dropout voltage regulator |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI534583B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI680366B (en) * | 2018-08-24 | 2019-12-21 | 新唐科技股份有限公司 | Regulator controlled by single transistor and integrated circuit using the same |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI750035B (en) * | 2021-02-20 | 2021-12-11 | 瑞昱半導體股份有限公司 | Low dropout regulator |
-
2015
- 2015-04-21 TW TW104112683A patent/TWI534583B/en not_active IP Right Cessation
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI680366B (en) * | 2018-08-24 | 2019-12-21 | 新唐科技股份有限公司 | Regulator controlled by single transistor and integrated circuit using the same |
| CN110858082A (en) * | 2018-08-24 | 2020-03-03 | 新唐科技股份有限公司 | Single transistor controlled voltage stabilizer and integrated circuit using same |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201638697A (en) | 2016-11-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106575865B (en) | Voltage regulator and method of providing short circuit protection in a voltage regulator | |
| CN1900875B (en) | Voltage Regulator | |
| US9000742B2 (en) | Signal generating circuit | |
| US8129966B2 (en) | Voltage regulator circuit and control method therefor | |
| CN104238613B (en) | A kind of digital circuit low pressure difference linear voltage regulator | |
| US9098100B2 (en) | Voltage regulator with improved reverse current protection | |
| US9651958B2 (en) | Circuit for regulating startup and operation voltage of an electronic device | |
| KR20160090251A (en) | Voltage regulator | |
| JP2011048601A (en) | Reference current and voltage generation circuit | |
| US9059699B2 (en) | Power supply switching circuit | |
| CN202978247U (en) | Overcurrent protection circuit | |
| TWI534583B (en) | Low-dropout voltage regulator | |
| US9425789B1 (en) | Reference voltage circuit and electronic device | |
| TW201319773A (en) | Voltage regulator and operating method thereof | |
| CN108664065B (en) | Bias current generating circuit | |
| KR100930500B1 (en) | Bandgap Reference Circuit Using Comparator | |
| US9229467B2 (en) | Bandgap reference circuit and related method | |
| TWI575351B (en) | Regulator | |
| TWI461880B (en) | Low drop out linear regulator | |
| CN113671859B (en) | The control circuit of the power switch | |
| TWI445273B (en) | Overcurrent protection circuit | |
| TW201338419A (en) | Output stage circuit | |
| TW201830863A (en) | Power-on control circuit and input/output control circuit | |
| US20130241508A1 (en) | Voltage regulator | |
| TWI450067B (en) | Regulator device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |