[go: up one dir, main page]

TWI574161B - Data transceiving system - Google Patents

Data transceiving system Download PDF

Info

Publication number
TWI574161B
TWI574161B TW104136410A TW104136410A TWI574161B TW I574161 B TWI574161 B TW I574161B TW 104136410 A TW104136410 A TW 104136410A TW 104136410 A TW104136410 A TW 104136410A TW I574161 B TWI574161 B TW I574161B
Authority
TW
Taiwan
Prior art keywords
data
cells
cell
unit cell
access device
Prior art date
Application number
TW104136410A
Other languages
Chinese (zh)
Other versions
TW201717043A (en
Inventor
施炳煌
廖棟才
李桓瑞
Original Assignee
凌陽科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 凌陽科技股份有限公司 filed Critical 凌陽科技股份有限公司
Priority to TW104136410A priority Critical patent/TWI574161B/en
Application granted granted Critical
Publication of TWI574161B publication Critical patent/TWI574161B/en
Publication of TW201717043A publication Critical patent/TW201717043A/en

Links

Landscapes

  • Semiconductor Integrated Circuits (AREA)

Description

資料傳收系統Data collection system

本發明是有關於一種資料傳收系統,且特別是有關於一種多晶胞晶片的資料傳收系統。The present invention relates to a data collection system, and more particularly to a data collection system for a polycrystalline wafer.

隨著電子科技的不斷演進,更人性化、功能性更複雜之電子產品不斷地推陳出新,人們對於電子產品的資料處理能力的要求也愈來愈高。在現行的電子技術當中,通常可在電子產品中配置多個處理晶片,並將所要處理的資料透過此些處理晶片進行分散處理,以提昇電子產品的資料處理能力。With the continuous evolution of electronic technology, more humanized and more complex electronic products are constantly being introduced, and people's requirements for data processing capabilities of electronic products are becoming higher and higher. In the current electronic technology, a plurality of processing chips are usually disposed in an electronic product, and the processed data is distributed through the processing wafers to enhance the data processing capability of the electronic products.

當單一存取裝置需要針對多個處理器進行資訊傳輸時,常會因硬體所能提供的頻寬限制,而降低了資訊的傳輸效率。這種情況,在當需要進行大量的資料傳輸動作時,存取裝置就無法即時的完成資料存取的動作,造成系統效率的下降。When a single access device needs to transmit information for multiple processors, it often reduces the transmission efficiency of information due to the bandwidth limitation that the hardware can provide. In this case, when a large amount of data transmission operations are required, the access device cannot perform the data access operation in an instant, resulting in a decrease in system efficiency.

本發明提供一種資料傳收系統,提升與多晶胞晶片中的晶胞間進行資料傳輸的效率。The present invention provides a data collection system that improves the efficiency of data transmission between cells in a multi-cell wafer.

本發明的資料傳收系統包括多晶胞晶片以及存取裝置。本發明的多晶胞晶片接上所需電源及信號後是可使用的,其中多晶胞晶片可包括半導體基底、多個晶胞以及多組信號傳輸線。此些晶胞可配置在半導體基底上。此些晶胞中的任二相鄰晶胞間可具有相隔空間。此些信號傳輸線可分別配置在至少部份此些相隔空間上,並分別用以進行至少部份相鄰晶胞間的信號傳輸。上述的多晶胞晶片可透過部份此些相隔空間進行切割以切斷部份此些信號傳輸線,致使多晶胞晶片可被分割為多個子晶片,其中切割後的部份此些子晶片接上所需電源及信號後仍可使用。存取裝置耦接至晶胞中的多個介面晶胞,其中,存取裝置透過介面晶胞與信號傳輸線組中的一個或多個來與設定晶胞進行資料傳收動作。The data collection system of the present invention includes a polycrystalline wafer and an access device. The multi-cell wafer of the present invention can be used after it is connected to a desired power source and signal, wherein the multi-cell wafer can include a semiconductor substrate, a plurality of unit cells, and a plurality of sets of signal transmission lines. Such unit cells can be disposed on a semiconductor substrate. Any two of the unit cells may have a space between them. The signal transmission lines may be respectively disposed on at least a portion of the spaced spaces and used to perform signal transmission between at least some of the adjacent cells. The polycrystalline cell wafer can be cut through a portion of the spaced spaces to cut off some of the signal transmission lines, so that the polycrystalline silicon wafer can be divided into a plurality of sub-wafers, wherein the cut portions of the sub-wafers are connected It can still be used after the required power and signal. The access device is coupled to the plurality of interface cells in the unit cell, wherein the access device performs a data transfer operation with the set cell through one or more of the interface cell and the signal transmission line group.

在本發明的一實施例中,上述的介面晶胞上具有多數個銲墊。存取裝置與介面晶胞中上的銲墊相耦接。In an embodiment of the invention, the interface cell has a plurality of pads on the cell. The access device is coupled to a pad on the interface cell.

在本發明的一實施例中,上述的各信號傳輸線組具有多數個金屬導線,且金屬導線配置在半導體基底上。In an embodiment of the invention, each of the signal transmission line groups has a plurality of metal wires, and the metal wires are disposed on the semiconductor substrate.

在本發明的一實施例中,當上述的存取裝置要傳輸第一資料至設定晶胞時,存取裝置區分第一資料為多個第二資料,並分別傳送第二資料至介面晶胞,介面晶胞並透過信號傳輸線組中的一個或多個來傳送第二資料至設定晶胞。In an embodiment of the invention, when the access device is to transmit the first data to the set cell, the access device distinguishes the first data into a plurality of second data, and respectively transmits the second data to the interface cell. And interfacing the cell and transmitting the second data to the set cell through one or more of the signal transmission line groups.

在本發明的一實施例中,上述的介面晶胞並分別依據與設定晶胞間的位置關係來分別設定多個傳輸路徑,介面晶胞分別依據傳輸路徑分別傳送第二資料至設定晶胞。In an embodiment of the invention, the interface cells respectively set a plurality of transmission paths according to the positional relationship with the set cells, and the interface cells respectively transmit the second data to the set cells according to the transmission paths.

在本發明的一實施例中,當上述的存取裝置要接收設定晶胞所傳出的第一資料時,設定晶胞區分第一資料為多個第二資料,並透過信號傳輸線組中的一個或多個來分別傳送第二資料至介面晶胞,並且,存取裝置由介面晶胞獲得第二資料,並藉以獲得第一資料。In an embodiment of the present invention, when the access device is configured to receive the first data transmitted by the setting unit cell, the unit cell is configured to distinguish the first data into the plurality of second data, and transmit the signal in the signal transmission line group. One or more to respectively transmit the second data to the interface unit cell, and the access device obtains the second data from the interface unit cell and obtains the first data.

在本發明的一實施例中,上述的設定晶胞設定多個傳輸路徑以分別傳送第二資料至介面晶胞,各傳輸路徑分別依據設定晶胞以及介面晶胞的位置關係來設定。In an embodiment of the invention, the setting unit cell sets a plurality of transmission paths to respectively transmit the second data to the interface unit cells, and each of the transmission paths is set according to a positional relationship between the set unit cell and the interface unit cell.

在本發明的一實施例中,上述的各信號傳輸線組提供的傳輸資料寬度大於存取裝置與各介面晶胞間的傳輸資料寬度。In an embodiment of the invention, each of the signal transmission line groups provides a transmission data width greater than a transmission data width between the access device and each interface cell.

在本發明的一實施例中,上述的設定晶胞為介面晶胞的其中之一。In an embodiment of the invention, the set unit cell is one of the interface unit cells.

在本發明的一實施例中,上述的相鄰晶胞間的相隔空間提供以做為切割空間。In an embodiment of the invention, the spaced spaces between the adjacent unit cells are provided as a cutting space.

基於上述,本發明使多個介面晶胞耦接至存取裝置,並配合多晶胞晶片中的連繫各相鄰晶胞間的信號傳輸線組,來完成存取裝置與設定晶胞間的資料傳輸動作。藉此,資料可以區分為多個區塊來透過不同的路徑平行的進行傳輸。如此一來,存取裝置與設定晶胞間的資料傳輸動作的資料傳輸的效率可以有效的被提升。Based on the above, the present invention couples a plurality of interface cells to an access device, and cooperates with a signal transmission line group between adjacent cells in a multi-cell wafer to complete the access device and the set cell. Data transfer action. Thereby, the data can be divided into multiple blocks to be transmitted in parallel through different paths. As a result, the efficiency of data transmission between the access device and the data transfer operation between the cells can be effectively improved.

為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。The above described features and advantages of the invention will be apparent from the following description.

請參照圖1,圖1繪示本發明一實施例的資料傳收系統的示意圖。資料傳收系統100包括多晶胞晶片110以及存取裝置120。多晶胞晶片110則具有半導體基底SUB,並包括多個晶胞111~116以及多個信號傳輸線組OCI1~OCI7。晶胞111~116配置並排列在半導體基底SUB上,且相鄰的晶胞間具有至少一相隔空間。另外,各信號傳輸線組OCI1~OCI7被配置在相鄰的晶胞間的相隔空間上,並作為相鄰晶胞間的資料傳輸動作的媒介。舉例來說明,信號傳輸線組OCI1配置在晶胞111及與其相鄰的晶胞112間的相隔空間上。信號傳輸線組OCI1耦接晶胞111、112並作為晶胞111、112間的資料傳輸動作的媒介。另外,相鄰晶胞間的相隔空間可以提供做為切割道而成為切割的空間。換句話說,當所需要的晶胞數量可以較少時,可以透過切割的動作使多晶胞晶片110變成多個子晶片(包括多個單個晶胞或多個晶胞),並且,切割後的部分的子晶片在接收電原電壓後仍可正常獨立運作。Please refer to FIG. 1. FIG. 1 is a schematic diagram of a data collection system according to an embodiment of the present invention. The data collection system 100 includes a poly unit wafer 110 and an access device 120. The poly unit wafer 110 has a semiconductor substrate SUB and includes a plurality of unit cells 111 to 116 and a plurality of signal transmission line groups OCI1 to OCI7. The unit cells 111 to 116 are disposed and arranged on the semiconductor substrate SUB, and have at least one space between adjacent cells. In addition, each of the signal transmission line groups OCI1 to OCI7 is disposed in a space between adjacent cells, and serves as a medium for data transmission operations between adjacent cells. For example, the signal transmission line group OCI1 is disposed on a space between the unit cell 111 and the unit cell 112 adjacent thereto. The signal transmission line group OCI1 is coupled to the cells 111, 112 and serves as a medium for data transmission between the cells 111, 112. In addition, the space between adjacent cells can provide a space for cutting as a scribe line. In other words, when the required number of unit cells can be small, the polycrystalline wafer 110 can be changed into a plurality of sub-wafers (including a plurality of single cells or a plurality of cells) by a cutting action, and after cutting Some of the sub-chips can still operate normally independently after receiving the voltage of the original.

各信號傳輸線組OCI1~OCI7可以包括多條導線,這些導線可以利用覆蓋半導體基底SUB的一層或多層的圖案化金屬層來形成。Each of the signal transmission line groups OCI1 to OCI7 may include a plurality of wires which may be formed using one or more layers of patterned metal layers covering the semiconductor substrate SUB.

另外,在本發明一實施例中,各晶胞111~116並可具有多個銲墊PAD,這些銲墊可配置在晶胞111~116的表層上。In addition, in an embodiment of the invention, each of the unit cells 111-116 may have a plurality of pads PAD, and the pads may be disposed on the surface layers of the cells 111-116.

在晶胞111~116中有多個介面晶胞(例如晶胞111~114),存取裝置120耦接至這些介面晶胞(晶胞111~114),並透過介面晶胞來與晶胞111~116中的至少任一進行資訊傳輸。In the unit cells 111-116, there are a plurality of interface cells (for example, the cells 111-114), and the access device 120 is coupled to the interface cells (cells 111-114) and through the interface cell to the cell. At least one of 111 to 116 performs information transmission.

在本實施例中,存取裝置120可透過封裝打線來與介面晶胞上的銲墊PAD產生電性連接,另外,存取裝置120亦可透過例如金屬凸塊及軟性電路板與介面晶胞上的銲墊PAD產生電性連接,沒有固定的限制。In this embodiment, the access device 120 can be electrically connected to the pad PAD on the interface cell through the package wire. Alternatively, the access device 120 can also pass through, for example, a metal bump and a flexible circuit board and an interface cell. The pad PAD on the top produces an electrical connection with no fixed limits.

在關於資料的傳輸細節方面,請參照圖2繪示的本發明實施例的資料傳收系統100的傳輸方式的示意圖。當存取裝置120要傳送資料至晶胞115時,晶胞115為設定晶胞,存取裝置120可將要傳送的第一資料區分成四個第二資料,並將區分出的四個第二資料分別放置在資料欄位DA1~DA4中,其中,第二資料的位元數可以是第一資料的位元數的四分之一。接著,在接下來的第一時間區間中,存取裝置120透過與晶胞111、112、115、116的銲墊間的電性連接路徑PA1、PA3、PA4以及PA2將資料欄位DA1、DA4、DA3以及DA2中的第二資料分別傳送至晶胞111、112、115以及116。For details about the transmission details of the data, please refer to FIG. 2, which is a schematic diagram of the transmission mode of the data collection system 100 according to the embodiment of the present invention. When the access device 120 is to transmit data to the unit cell 115, the unit cell 115 is a set unit cell, and the access device 120 can divide the first data to be transmitted into four second data, and the four seconds to be distinguished. The data is placed in the data fields DA1~DA4, wherein the number of bits of the second data may be one quarter of the number of bits of the first data. Then, in the next first time interval, the access device 120 transmits the data fields DA1, DA4 through the electrical connection paths PA1, PA3, PA4, and PA2 with the pads of the unit cells 111, 112, 115, and 116. The second data in DA3 and DA2 are transmitted to the unit cells 111, 112, 115, and 116, respectively.

並且,在第二時間區間中,晶胞111可將所接收到的資料欄位DA1中的第二資料透過信號傳輸線組OCI1傳送至晶胞112,同時,晶胞112以及116可分別透過信號傳輸線組OCI4、OCI5以分別將資料欄位DA4、DA2的第二資料傳送至晶胞115,在此同時,晶胞115可獲得資料欄位DA2、DA3以及DA4的第二資料。Moreover, in the second time interval, the unit cell 111 can transmit the second data in the received data field DA1 to the unit cell 112 through the signal transmission line group OCI1, and at the same time, the unit cells 112 and 116 can respectively transmit through the signal transmission line. The groups OCI4 and OCI5 respectively transmit the second data of the data fields DA4 and DA2 to the unit cell 115, and at the same time, the unit cell 115 can obtain the second data of the data fields DA2, DA3 and DA4.

在第二時間區間後的第三時間區間,晶胞112可將晶胞111所傳至的資料欄位DA1中的第二資料透過信號傳輸線組OCI4轉傳至晶胞115,如此一來,晶胞115可獲得所有的資料欄位DA1~DA4的第二資料,並透過合併所有的第二資料以獲得第一資料,完成資料的傳輸動作。In the third time interval after the second time interval, the unit cell 112 can transmit the second data in the data field DA1 to which the unit cell 111 is transmitted to the unit cell 115 through the signal transmission line group OCI4, so that the crystal The cell 115 can obtain the second data of all the data fields DA1~DA4, and complete the data transmission action by combining all the second data to obtain the first data.

由上述的說明可以得知,一個具有較大資料寬度的資料可以被區分為多個具有較小資料寬度的資料,如此,存取裝置120可透過一次性的傳輸動作,將全部的資料傳送至多個作為介面晶胞的晶胞111、112、116、115,接著透過晶胞111、112、116、115間的信號傳輸線組OCI1、OCI4、OCI5、OCI6來將所有資料彙整至作為設定晶胞的晶胞115上以完成資料傳輸動作。值得注意的是,相對於存取裝置120與作為介面晶胞的晶胞111、112、115、116的銲墊間的連接形式,信號傳輸線組OCI1、OCI4、OCI5、OCI6是利用與晶胞111、112、115、116相同的積體電路中的圖案化金屬層來形成的金屬導線所建構,因此,信號傳輸線組OCI1、OCI4、OCI5、OCI6可以具有較小的寄生電容、電阻值,而可以提供相對高的資料傳輸速度的能力。而本實施例中,資料傳輸速度較慢的存取裝置120與晶胞間的資料傳輸次數被減少,並且,透過有效的同步傳輸多個第二資料,可有效提升資料傳輸的效率。It can be known from the above description that a data having a larger data width can be divided into a plurality of data having a smaller data width, so that the access device 120 can transmit all the data at most through a one-time transmission action. The unit cells 111, 112, 116, and 115, which are interface cells, are then collected by the signal transmission line groups OCI1, OCI4, OCI5, and OCI6 between the unit cells 111, 112, 116, and 115 to be used as the set cell. The cell 115 is used to complete the data transfer operation. It is to be noted that the signal transmission line groups OCI1, OCI4, OCI5, OCI6 are utilized with the unit cell 111 with respect to the connection form between the access device 120 and the pads of the unit cells 111, 112, 115, 116 as the interface cells. The metal wires formed by the patterned metal layers in the same integrated circuit of 112, 115, and 116 are constructed. Therefore, the signal transmission line groups OCI1, OCI4, OCI5, and OCI6 can have small parasitic capacitance and resistance values, and can Provides a relatively high ability to transfer data. In this embodiment, the number of times of data transmission between the access device 120 and the cell with slow data transmission speed is reduced, and the effective transmission of multiple second data can effectively improve the efficiency of data transmission.

附帶一提的,介面晶胞傳送第二資料至設定晶胞的傳輸路徑,可以依據介面晶胞與設定晶胞間的相對位置關係來決定。舉例來說,在本實施例中,作為介面晶胞的晶胞111在決定傳輸路徑時,晶胞111可通過晶胞112或116方能到達晶胞115,因此,晶胞111可決定其第二資料的傳輸路徑為晶胞111à晶胞112à晶胞115,或者也可以設定為晶胞111à晶胞116à晶胞115。Incidentally, the transmission path of the interface cell to the set cell can be determined according to the relative positional relationship between the interface cell and the set cell. For example, in the present embodiment, when the unit cell 111 as the interface unit cell determines the transmission path, the unit cell 111 can reach the unit cell 115 through the unit cell 112 or 116. Therefore, the unit cell 111 can determine its The transmission path of the two data is unit cell 111 à unit cell 112 à unit cell 115, or may be set to unit cell 111 à unit cell 116 à unit cell 115.

在另一方面,當晶胞115要傳送資料至存取裝置120時,晶胞115為設定晶胞。並且,晶胞115將所有傳送的第一資料區分為四個第二資料D1~D4,其中,第一資料的位元數可以是第二資料的位元數的四分之一。On the other hand, when the cell 115 is to transmit data to the access device 120, the cell 115 is a set cell. And, the unit cell 115 divides all the transmitted first data into four second data D1~D4, wherein the number of bits of the first data may be one quarter of the number of bits of the second data.

接著,在第一時間區間中,晶胞115可以將其中的兩個第二資料D1、D2透過信號傳輸線組OCI4傳送至晶胞112,並將第二資料D3透過信號傳輸線組OCI6傳送至晶胞116。接著,在第二時間區間中,晶胞112可透過信號傳輸線組OCI1將其所收到的資料D2傳送至晶胞111。Then, in the first time interval, the cell 115 can transmit two of the second data D1, D2 to the unit cell 112 through the signal transmission line group OCI4, and transmit the second data D3 to the unit cell through the signal transmission line group OCI6. 116. Then, in the second time interval, the unit cell 112 can transmit the data D2 it receives to the unit cell 111 through the signal transmission line group OCI1.

再接下來的第二時間區間中,基於晶胞111、112、115、116皆為介面晶胞,晶胞111、112、115、116可分別將所獲得的第二資料D2、D1、D4、D3,透過其銲墊分別經過電性連接路徑PA1、PA3、PA4以及PA2傳送至存取裝置120。如此一來,透過合併所接收到的第二資料D2、D1、D4、D3,存取裝置120可順利的接收到晶胞115所要傳出的第一資料。In the next second time interval, based on the unit cells 111, 112, 115, and 116 are interface cells, the cells 111, 112, 115, and 116 respectively obtain the obtained second data D2, D1, D4, D3 is transmitted to the access device 120 through its pads through the electrical connection paths PA1, PA3, PA4 and PA2. In this way, by merging the received second data D2, D1, D4, and D3, the access device 120 can smoothly receive the first data to be transmitted by the unit cell 115.

由上述的說明可以得知,本發明實施例降低了具有較低速度的存取裝置120與晶胞間的資料傳輸動作,並透過同步傳輸多個第二資料的作法,有效提升資料傳輸的速度。It can be seen from the above description that the embodiment of the present invention reduces the data transmission operation between the access device 120 and the cell with lower speed, and effectively increases the speed of data transmission by synchronously transmitting multiple second data. .

附帶一提的,設定晶胞傳送第二資料至介面晶胞的傳輸路徑,可以依據設定晶胞與介面晶胞間的相對位置關係來決定。舉例來說,在本實施例中,作為設定晶胞的晶胞115在決定傳輸第二資料至晶胞111的傳輸路徑時,晶胞115可通過晶胞112或116方能到達晶胞111,因此,晶胞115可決定其第二資料的傳輸路徑為晶胞115à晶胞112à晶胞111,或者也可以設定為晶胞115à晶胞116à晶胞111。Incidentally, setting the transmission path of the cell to transmit the second data to the interface cell can be determined according to the relative positional relationship between the cell and the interface cell. For example, in the present embodiment, when the cell 115 as the set cell is determined to transmit the second data to the transmission path of the unit cell 111, the unit cell 115 can reach the unit cell 111 through the unit cell 112 or 116. Therefore, the unit cell 115 can determine that the transmission path of the second data is the unit cell 115 à unit cell 112 à unit cell 111, or can also be set as the unit cell 115 à unit cell 116 à unit cell 111.

在本實施例中,各信號傳輸線組OCI1、OCI4、OCI5、OCI6提供的傳輸資料寬度大於存取裝置120與各作為介面晶胞的晶胞111、112、115、116間的傳輸資料寬度。其中,各信號傳輸線組OCI1、OCI4、OCI5、OCI6提供的傳輸資料寬度可以為存取裝置所提供的傳輸資料寬度N倍,N為大於1的整數。In the present embodiment, each of the signal transmission line groups OCI1, OCI4, OCI5, and OCI6 provides a transmission data width greater than a transmission data width between the access device 120 and each of the unit cells 111, 112, 115, and 116 as interface cells. The transmission data width provided by each of the signal transmission line groups OCI1, OCI4, OCI5, and OCI6 may be N times the width of the transmission data provided by the access device, and N is an integer greater than 1.

另外,在上述的說明中,晶胞115同時作為設定晶胞以及介面晶胞,在本發明實施例中,設定晶胞未必須要是設定晶胞的其中之一。另外,介面晶胞的數量也沒有一定的限制,本領域具通常知識者可依據實際的需求設定介面晶胞的數量,前述實施例的四個設定晶胞僅只是一個說明範例,不用以限縮本發明。Further, in the above description, the unit cell 115 serves as both the set unit cell and the interface unit cell. In the embodiment of the present invention, it is not necessary to set the unit cell to be one of the unit cells. In addition, there is no certain limitation on the number of interface cells. Those skilled in the art can set the number of interface cells according to actual needs. The four setting cells of the foregoing embodiment are only an illustrative example, and are not limited. this invention.

以下請同步參照圖2及圖3,其中,圖3繪示本發明實施例的資料傳輸的動作流程圖。在步驟S310中,進行介面晶胞以及設定晶胞間的傳輸路徑設定。以圖2為範例,以晶胞115為設定晶胞,晶胞111、112、115、116皆為介面晶胞,晶胞115與晶胞111、112、115、116分別可設定為:晶胞115à信號傳輸線組OCI4à晶胞112à信號傳輸線組OCI1à晶胞111、晶胞115à信號傳輸線組OCI4à晶胞112、晶胞115à晶胞115、晶胞115à信號傳輸線組OCI6à晶胞116。Please refer to FIG. 2 and FIG. 3 simultaneously. FIG. 3 is a flow chart showing the operation of data transmission according to an embodiment of the present invention. In step S310, the interface cell is set and the transmission path setting between the cells is set. Taking FIG. 2 as an example, the unit cell 115 is used as the unit cell, and the unit cells 111, 112, 115, and 116 are all interface cells. The unit cell 115 and the unit cells 111, 112, 115, and 116 can be respectively set as: unit cell. 115à signal transmission line group OCI4à unit cell 112à signal transmission line group OCI1à unit cell 111, unit cell 115à signal transmission line group OCI4à unit cell 112, unit cell 115à unit cell 115, unit cell 115à signal transmission line group OCI6à unit cell 116.

接著,在步驟S320中,針對通訊要求進行設定,也就是設定資訊傳輸的存取需求是由存取裝置120或是晶胞115所提出的,而這個通訊需求是提取資料或是存入資料。在步驟S330,則可以依據步驟S320的設定來判斷出資訊傳輸是由晶胞115傳送至存取裝置120,或是由存取裝置120傳送至晶胞115。當步驟S330判斷出資訊傳輸是由晶胞115傳送至存取裝置120,則執行步驟S341~S343,相對的,當步驟S330判斷出資訊傳輸是由存取裝置120傳送至晶胞115,則執行步驟S351~S354。Next, in step S320, the communication request is set, that is, the access requirement for setting the information transmission is proposed by the access device 120 or the unit cell 115, and the communication requirement is to extract data or deposit data. In step S330, it may be determined according to the setting of step S320 that the information transmission is transmitted from the cell 115 to the access device 120 or transmitted by the access device 120 to the unit cell 115. When it is determined in step S330 that the information transmission is transmitted from the cell 115 to the access device 120, steps S341 to S343 are performed. In contrast, when it is determined in step S330 that the information transmission is transmitted from the access device 120 to the unit cell 115, execution is performed. Steps S351 to S354.

在步驟S341中,晶胞115可將32位元的資料分成4個8位元的資料E、A、D、B,並將其中的資料E、A以{E、X、A、X}的格式,以24位元的形式分別透過信號傳輸線組OCI4、OCI6傳送至晶胞112、116,其中的X表示該欄位中的資料可忽略(don’t care)。藉此,晶胞112、116可依據{E、X、A、X}的資料欄位次序來分別獲得資料A、E。接著,在步驟S342中,晶胞115將資料D以{X、X、D、X}的格式,以24位元的形式分別透過信號傳輸線組OCI4傳送至晶胞112,接著,晶胞112透過信號傳輸線組OCI1將資料D以{X、X、D、X}的格式傳送至晶胞111,如此一來,晶胞111可獲得資料D。In step S341, the unit cell 115 can divide the 32-bit data into four 8-bit data E, A, D, and B, and the data E and A thereof are {E, X, A, X}. The format is transmitted to the cells 112, 116 through the signal transmission line groups OCI4, OCI6 in the form of 24-bits, where X indicates that the data in the field is don't care. Thereby, the cells 112, 116 can obtain the data A, E respectively according to the order of the data fields of {E, X, A, X}. Next, in step S342, the unit cell 115 transmits the data D to the unit cell 112 through the signal transmission line group OCI4 in the form of {X, X, D, X} in the form of 24-bit, respectively, and then the unit cell 112 transmits The signal transmission line group OCI1 transmits the material D to the unit cell 111 in the format of {X, X, D, X}, so that the unit cell 111 can obtain the data D.

在步驟S343中,晶胞112、115、116、111將資料E、B、A、D傳送至其所屬的銲墊上,進一步,並透過銲墊與存取裝置120的連接路徑,將資料E、B、A、D傳送至存取裝置120,以完成一筆資料的傳輸動作(步驟S360),並回到步驟S330以準備進行下一筆的資料傳輸動作。In step S343, the cells 112, 115, 116, 111 transfer the data E, B, A, D to the bonding pad to which they belong, and further, through the connection path of the bonding pad and the access device 120, the data E, B, A, and D are transmitted to the access device 120 to complete a data transfer operation (step S360), and return to step S330 to prepare for the next data transfer operation.

附帶一提的,在步驟S343中,晶胞112、115、116、111將資料傳輸至存取裝置120的時間可以不一定是一致的。其中,晶胞115對應的資料B最早獲得,可以先行傳輸至存取裝置120,而晶胞116、112的資料E、A較晚獲得可以較晚進行傳送。而晶胞111對應的資料D可最晚進行傳送。當然,各晶胞112、115、116、111將資料傳輸至存取裝置120的時間可以依據存取裝置120實際運作的狀態加以調整,沒有特殊的限制。Incidentally, in step S343, the time at which the unit cells 112, 115, 116, 111 transmit data to the access device 120 may not necessarily be uniform. The data B corresponding to the cell 115 is obtained first, and can be transmitted to the access device 120 first, and the data E and A of the cells 116 and 112 can be transmitted later. The data D corresponding to the unit cell 111 can be transmitted at the latest. Of course, the time for each unit cell 112, 115, 116, 111 to transmit data to the access device 120 can be adjusted according to the actual operation state of the access device 120, without particular limitation.

在另一方面,步驟S351中,存取裝置120將所要傳輸的資料區分為資料E、B、D、A,並透過與晶胞上的銲墊所形成的電性連接將資料E、B、D、A分別傳送至晶胞116、115、111、112。接著,在步驟S352中,晶胞112透過信號傳輸線組OCI4傳送資料A至晶胞115,晶胞116透過信號傳輸線組OCI6傳送資料E至晶胞115,並且晶胞111透過信號傳輸線組OCI1傳送資料D至晶胞115。On the other hand, in step S351, the access device 120 divides the data to be transmitted into data E, B, D, and A, and transmits the data E, B, and the electrical connection formed by the pads on the unit cell. D and A are transmitted to the unit cells 116, 115, 111, and 112, respectively. Next, in step S352, the cell 112 transmits the data A to the cell 115 through the signal transmission line group OCI4, the cell 116 transmits the data E to the cell 115 through the signal transmission line group OCI6, and the cell 111 transmits the data through the signal transmission line group OCI1. D to unit cell 115.

在步驟S353中,晶胞112進一步透過信號傳輸線組OCI4傳送資料D至晶胞115,並且,在步驟S354中,晶胞115可接收到資料E、B、D、A,並透過合併資料E、B、D、A來獲得完整的資料,且完成一筆資料的傳輸動作(步驟S360)。接著,則可回到步驟S330以準備進行下一筆的資料傳輸動作。In step S353, the unit cell 112 further transmits the material D to the unit cell 115 through the signal transmission line group OCI4, and, in step S354, the unit cell 115 can receive the data E, B, D, A, and through the combined data E, B, D, and A obtain the complete data, and complete the transmission operation of a data (step S360). Then, the process returns to step S330 to prepare for the next data transfer operation.

綜上所述,本發明透過介面晶胞與存取裝置形成的電性連接路徑,再配合設定晶胞與介面晶胞間的信號傳輸線組來進行資料傳輸動作。其中,存取裝置與介面晶胞間的資料傳輸次數可降至最低,並配合相對高速的晶胞間的信號傳輸線組進行資訊傳輸,可有效提升資料傳輸的效率。In summary, the present invention performs a data transmission operation through an electrical connection path formed by the interface cell and the access device, and a signal transmission line group between the unit cell and the interface cell. Among them, the number of data transmission between the access device and the interface cell can be minimized, and the information transmission between the relatively high-speed signal transmission line group between the cells can effectively improve the efficiency of data transmission.

雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。Although the present invention has been disclosed in the above embodiments, it is not intended to limit the present invention, and any one of ordinary skill in the art can make some changes and refinements without departing from the spirit and scope of the present invention. The scope of the invention is defined by the scope of the appended claims.

100‧‧‧資料傳收系統
110‧‧‧多晶胞晶片
120‧‧‧存取裝置
SUB‧‧‧半導體基底
111~116‧‧‧晶胞
OCI1~OCI7‧‧‧信號傳輸線組
PAD‧‧‧銲墊
DA1~DA4‧‧‧資料欄位
PA1、PA3、PA4、PA2‧‧‧電性連接路徑
S310~S360‧‧‧資料傳輸步驟
100‧‧‧ data collection system
110‧‧‧Multicell wafer
120‧‧‧Access device
SUB‧‧‧Semiconductor substrate
111~116‧‧‧ unit cell
OCI1~OCI7‧‧‧Signal transmission line group
PAD‧‧‧ pads
DA1~DA4‧‧‧ data field
PA1, PA3, PA4, PA2‧‧‧ electrical connection path
S310~S360‧‧‧ Data transmission steps

圖1繪示本發明一實施例的資料傳收系統的示意圖。 圖2繪示的本發明實施例的資料傳收系統100的傳輸方式的示意圖。 圖3繪示本發明實施例的資料傳輸的動作流程圖。FIG. 1 is a schematic diagram of a data collection system according to an embodiment of the present invention. FIG. 2 is a schematic diagram of a transmission mode of the data collection system 100 according to an embodiment of the present invention. FIG. 3 is a flow chart showing the operation of data transmission according to an embodiment of the present invention.

100‧‧‧資料傳收系統 100‧‧‧ data collection system

110‧‧‧多晶胞晶片 110‧‧‧Multicell wafer

120‧‧‧存取裝置 120‧‧‧Access device

SUB‧‧‧半導體基底 SUB‧‧‧Semiconductor substrate

111~116‧‧‧晶胞 111~116‧‧‧ unit cell

OCI1~OCI7‧‧‧信號傳輸線組 OCI1~OCI7‧‧‧Signal transmission line group

PAD‧‧‧銲墊 PAD‧‧‧ pads

Claims (10)

一種資料傳收系統,包括: 一多晶胞晶片,包括: 一半導體基底; 多個晶胞,配置在該半導體基底上,該些晶胞中的任二相鄰晶胞間具有一相隔空間;以及 多個信號傳輸線組,該些信號傳輸線組分別配置在至少部份該些相隔空間上,並分別用以進行至少部份相鄰晶胞間的信號傳輸, 其中該多晶胞晶片是可使用的,且該多晶胞晶片透過部份該些相隔空間進行切割以切斷部份該些信號傳輸線組,致使該多晶胞晶片被分割為多個子晶片,其中切割後的部份該些子晶片仍可使用;以及 一存取裝置,耦接該些晶胞中的多個介面晶胞, 其中,該存取裝置透過該些介面晶胞與該些組信號傳輸線組中的一個或多個來與一設定晶胞進行資料傳收動作。A data collection system comprising: a multi-cell wafer, comprising: a semiconductor substrate; a plurality of unit cells disposed on the semiconductor substrate, wherein each of the two unit cells has a space between adjacent cells; And a plurality of signal transmission line groups respectively disposed on at least a portion of the spaced spaces for performing signal transmission between at least a portion of adjacent cells, wherein the poly unit wafer is usable And the multi-cell wafer is cut through a portion of the spaced spaces to cut a portion of the signal transmission line groups, so that the multi-cell wafer is divided into a plurality of sub-wafers, wherein the cut portions are The chip is still usable; and an access device is coupled to the plurality of interface cells in the unit cells, wherein the access device transmits the interface cells and one or more of the group of signal transmission lines Come and set up a unit cell for data transmission. 如申請專利範圍第1項所述的資料傳收系統,其中該些介面晶胞上具有多數個銲墊,該存取裝置與該些介面晶胞中上的銲墊相耦接。The data collection system of claim 1, wherein the interface cells have a plurality of pads, and the access device is coupled to the pads on the interface cells. 如申請專利範圍第1項所述的資料傳收系統,其中各該信號傳輸線組具有多數個金屬導線,且該些金屬導線配置在該半導體基底上。The data transmission system of claim 1, wherein each of the signal transmission line groups has a plurality of metal wires, and the metal wires are disposed on the semiconductor substrate. 如申請專利範圍第1項所述的資料傳收系統,其中當該存取裝置要傳輸一第一資料至該設定晶胞時,該存取裝置區分該第一資料為多數個第二資料,並分別傳送該些第二資料至該些介面晶胞,該些介面晶胞並透過該些組信號傳輸線組中的一個或多個來傳送該些第二資料至該設定晶胞。The data collection system of claim 1, wherein the access device distinguishes the first data into a plurality of second data when the access device is to transmit a first data to the set unit cell. And transmitting the second data to the interface cells, and the interface cells transmit the second data to the set cell through one or more of the group of signal transmission lines. 如申請專利範圍第4項所述的資料傳收系統,其中該些介面晶胞並分別依據與該設定晶胞間的位置關係來分別設定多數個傳輸路徑,該些介面晶胞分別依據該些傳輸路徑分別傳送該些第二資料至該設定晶胞。The data collection system of claim 4, wherein the interface cells respectively set a plurality of transmission paths according to a positional relationship with the set unit cell, and the interface cells are respectively determined according to the The transmission path respectively transmits the second data to the set unit cell. 如申請專利範圍第1項所述的資料傳收系統,其中當該存取裝置要接收該設定晶胞所傳出的一第一資料時,該設定晶胞區分該第一資料為多數個第二資料,並透過該些組信號傳輸線組中的一個或多個來分別傳送該些第二資料至該些介面晶胞,並且,該存取裝置由該些介面晶胞獲得該些第二資料,並藉以獲得該第一資料。The data collection system of claim 1, wherein when the access device is to receive a first data transmitted by the setting unit cell, the setting unit cell distinguishes the first data into a plurality of And transmitting, by the one or more of the group of signal transmission lines, the second data to the interface cells, and the access device obtains the second data by the interface cells And borrow to get the first information. 如申請專利範圍第6項所述的資料傳收系統,其中該設定晶胞設定多數個傳輸路徑以分別傳送該些第二資料至該些介面晶胞,各該傳輸路徑分別依據該設定晶胞以及該些介面晶胞的位置關係來設定。The data collection system of claim 6, wherein the setting unit sets a plurality of transmission paths to respectively transmit the second data to the interface cells, and each of the transmission paths is respectively configured according to the set unit cell And the positional relationship of the interface cells is set. 如申請專利範圍第1項所述的資料傳收系統,其中各該組信號傳輸線組提供的傳輸資料寬度大於該存取裝置與各該介面晶胞間的傳輸資料寬度。The data transmission system of claim 1, wherein each of the group of signal transmission lines provides a transmission data width greater than a transmission data width between the access device and each of the interface cells. 如申請專利範圍第1項所述的資料傳收系統,其中該設定晶胞為該些介面晶胞的其中之一。The data collection system of claim 1, wherein the setting unit cell is one of the interface unit cells. 如申請專利範圍第1項所述的資料傳收系統,其中相鄰晶胞間的該相隔空間提供以做為切割空間。The data collection system of claim 1, wherein the space between adjacent cells is provided as a cutting space.
TW104136410A 2015-11-05 2015-11-05 Data transceiving system TWI574161B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW104136410A TWI574161B (en) 2015-11-05 2015-11-05 Data transceiving system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW104136410A TWI574161B (en) 2015-11-05 2015-11-05 Data transceiving system

Publications (2)

Publication Number Publication Date
TWI574161B true TWI574161B (en) 2017-03-11
TW201717043A TW201717043A (en) 2017-05-16

Family

ID=58766179

Family Applications (1)

Application Number Title Priority Date Filing Date
TW104136410A TWI574161B (en) 2015-11-05 2015-11-05 Data transceiving system

Country Status (1)

Country Link
TW (1) TWI574161B (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6820143B2 (en) * 2002-12-17 2004-11-16 International Business Machines Corporation On-chip data transfer in multi-processor system
US6907478B2 (en) * 2003-02-18 2005-06-14 Adaptec, Inc. Systems and methods optimizing data transfer throughput of a system on chip
US7107381B2 (en) * 2002-11-20 2006-09-12 Pmc-Sierra, Inc. Flexible data transfer to and from external device of system-on-chip
TWI302280B (en) * 2005-04-28 2008-10-21 Au Optronics Corp Display driver ic and transmitting method for same
TWI315514B (en) * 2004-01-29 2009-10-01 Mediatek Inc Method for data transferring in a multi -chip system
TWI333628B (en) * 2004-12-30 2010-11-21 Hynix Semiconductor Inc On-chip data transmission control apparatus and method
TW201135732A (en) * 2009-12-18 2011-10-16 Sandisk Corp Data transfer flows for on-chip folding

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7107381B2 (en) * 2002-11-20 2006-09-12 Pmc-Sierra, Inc. Flexible data transfer to and from external device of system-on-chip
US6820143B2 (en) * 2002-12-17 2004-11-16 International Business Machines Corporation On-chip data transfer in multi-processor system
US6907478B2 (en) * 2003-02-18 2005-06-14 Adaptec, Inc. Systems and methods optimizing data transfer throughput of a system on chip
TWI315514B (en) * 2004-01-29 2009-10-01 Mediatek Inc Method for data transferring in a multi -chip system
TWI333628B (en) * 2004-12-30 2010-11-21 Hynix Semiconductor Inc On-chip data transmission control apparatus and method
TWI302280B (en) * 2005-04-28 2008-10-21 Au Optronics Corp Display driver ic and transmitting method for same
TW201135732A (en) * 2009-12-18 2011-10-16 Sandisk Corp Data transfer flows for on-chip folding

Also Published As

Publication number Publication date
TW201717043A (en) 2017-05-16

Similar Documents

Publication Publication Date Title
TWI818016B (en) Device layer interconnects
US11742275B2 (en) Ground via clustering for crosstalk mitigation
CN104051420B (en) The direct outside interconnection encapsulated for embedded interconnection bridge
JP6067802B2 (en) Interconnect routing configuration and related technologies
US9064715B2 (en) Networking packages based on interposers
TWI862577B (en) Interconnect hub for dies, electronic system, and method for fabricating electronic system
CN103633002A (en) Physical design symmetry and integrated circuits enabling three dimentional (3d) yield optimization for wafer to wafer stacking
US9935052B1 (en) Power line layout in integrated circuits
US20210217729A1 (en) Multi-chip stacked devices
CN100409139C (en) Format clock distribution network and method for reducing clock pulse phase difference
TWI574161B (en) Data transceiving system
CN106409795B (en) Semiconductor device
TWI801989B (en) Electronic system, integrated circuit die and operation method thereof
US20240320186A1 (en) Metal-Configurable Multi-Protocol PHY
KR20230070047A (en) Active-by-active programmable device
CN106708776A (en) data transmitting and receiving system
US8935648B2 (en) At least one die produced, at least in part, from wafer, and including at least one replicated integrated circuit
US9349682B2 (en) Semiconductor chip and semiconductor chip package each having signal paths that balance clock skews
US20190252321A1 (en) Interconnector with bundled interconnects
US20240321670A1 (en) Techniques For Transferring Heat From Electronic Devices Using Heatsinks
US20250087577A1 (en) Techniques For Providing Shielding Between Inductors Using Guard Rings
US20230342309A1 (en) Circuit Systems And Methods For Transmitting Signals Between Devices
US20250226818A1 (en) Techniques For Routing Between A Network-On-Chip And Multiplexer Circuits In A Central Region Of An Integrated Circuit
TWI590421B (en) Multi-cell chip
JP2007035707A (en) High-speed serial transmission semiconductor device and manufacturing method thereof