[go: up one dir, main page]

TW362179B - Method and arrangement for transmitting system-specific data in a synchronous microprocessor system - Google Patents

Method and arrangement for transmitting system-specific data in a synchronous microprocessor system

Info

Publication number
TW362179B
TW362179B TW086103047A TW86103047A TW362179B TW 362179 B TW362179 B TW 362179B TW 086103047 A TW086103047 A TW 086103047A TW 86103047 A TW86103047 A TW 86103047A TW 362179 B TW362179 B TW 362179B
Authority
TW
Taiwan
Prior art keywords
microprocessor
incompatible
compatible
arrangement
specific data
Prior art date
Application number
TW086103047A
Other languages
English (en)
Inventor
Norbert Emmerich
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Application granted granted Critical
Publication of TW362179B publication Critical patent/TW362179B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/423—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
TW086103047A 1996-03-13 1997-03-12 Method and arrangement for transmitting system-specific data in a synchronous microprocessor system TW362179B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19609883A DE19609883C1 (de) 1996-03-13 1996-03-13 Verfahren und Anordnung zum Übertragen von systemspezifischen Daten in einem synchronen Mikroprozessorsystem

Publications (1)

Publication Number Publication Date
TW362179B true TW362179B (en) 1999-06-21

Family

ID=7788169

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086103047A TW362179B (en) 1996-03-13 1997-03-12 Method and arrangement for transmitting system-specific data in a synchronous microprocessor system

Country Status (6)

Country Link
US (1) US6173347B1 (zh)
EP (1) EP0886828B1 (zh)
DE (2) DE19609883C1 (zh)
ES (1) ES2143303T3 (zh)
TW (1) TW362179B (zh)
WO (1) WO1997034238A1 (zh)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10036643B4 (de) * 2000-07-26 2005-12-22 Robert Bosch Gmbh Verfahren und Vorrichtung zur Auswahl von Peripherieelementen
CN100362502C (zh) * 2005-05-26 2008-01-16 海信集团有限公司 I2c总线数据的无线传输系统
US10007628B2 (en) * 2014-06-18 2018-06-26 Qualcomm Incorporated Dynamically adjustable multi-line bus shared by multi-protocol devices
US10241955B2 (en) * 2014-06-18 2019-03-26 Qualcomm Incorporated Dynamically adjustable multi-line bus shared by multi-protocol devices
WO2019070361A1 (en) * 2017-10-03 2019-04-11 Qualcomm Incorporated MULTI-LINE BUS WITH DYNAMIC ADJUSTMENT SHARED BY MULTIPROTOCOL DEVICES
CN111769901B (zh) * 2020-05-12 2023-04-14 厦门亿联网络技术股份有限公司 一种传输数据帧的dect基站、移动终端及系统

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4958277A (en) * 1987-07-24 1990-09-18 Motorola, Inc. Queued serial peripheral interface for use in a data processing system
GB2265283B (en) * 1992-03-18 1995-10-25 Crystal Semiconductor Corp Resynchronization of a synchronous serial interface
US5376928A (en) * 1992-09-18 1994-12-27 Thomson Consumer Electronics, Inc. Exchanging data and clock lines on multiple format data buses
DE4326523A1 (de) 1993-08-06 1995-02-09 Siemens Ag Universelles Mobil-Telekommunikationssystem
EP0693729B1 (en) * 1994-07-15 2000-02-23 Thomson Consumer Electronics, Inc. Multi-protocol data bus system
SE503848C2 (sv) * 1995-02-06 1996-09-16 Telia Ab Förfarande och arrangemang för överkoppling mellan trådlöst telekommunikationssystem och cellulärt mobilt telekommunikationssystem

Also Published As

Publication number Publication date
DE19609883C1 (de) 1997-10-09
EP0886828A1 (de) 1998-12-30
WO1997034238A1 (de) 1997-09-18
EP0886828B1 (de) 2000-01-26
US6173347B1 (en) 2001-01-09
DE59701068D1 (de) 2000-03-02
ES2143303T3 (es) 2000-05-01

Similar Documents

Publication Publication Date Title
US4807282A (en) Programmable P/C compatible communications card
TW370650B (en) System and method for interfacing manually controllable input devices to a universal computer bus system
CA2171366A1 (en) ATM Bus System
EP1139224A3 (en) Memory card interface apparatus
EP1737185A3 (en) Data bus communication
TW346605B (en) An apparatus for reading an electronic network navigation device and a peripheral for use therewith
GB2336080A (en) Optimized security functionality in an electronic system
TW346575B (en) Computer system providing a universal architecture adaptive to a variety of processor types and bus protocols
ES8603095A1 (es) Una disposicion de arquitectura de linea general interna para una instalacion de calculo electronico digital de alta velocidad
AU2003246991A1 (en) Improved inter-processor communication system for communication between processors
JPS5790740A (en) Information transfer device
TW362179B (en) Method and arrangement for transmitting system-specific data in a synchronous microprocessor system
WO1999066416A3 (en) Resource control in a computer system
WO1996008773A3 (en) Pcmcia dma data bus mastering
EP0192578A3 (en) A multiple bus system including a microprocessor having separate instruction and data interfaces and caches
GB9625647D0 (en) Computer system with peripheral control functions intergrated into host
KR100264250B1 (en) Data transmit system between master and slave, and slave using therein
EP0798644A3 (en) Method and apparatus for accessing a chip-selectable device in a data processing system
CA2203281A1 (en) Data communication system with multiple processors
EP0336756A3 (en) Direct memory access controller
CA2281589A1 (en) Method for exchanging signals between modules connected via a bus and a device for carrying out said method
EP0382342A3 (en) Computer system dma transfer
KR950013173B1 (ko) 병행처리 구조를 이용한 pcm 경로의 다중채널 hdlc 데이터 고속처리장치
TW275677B (en) Peripheral access architecture in computer system
JPS55142476A (en) Address conversion system for information processing system