TW200816432A - Card reader controller - Google Patents
Card reader controller Download PDFInfo
- Publication number
- TW200816432A TW200816432A TW95136424A TW95136424A TW200816432A TW 200816432 A TW200816432 A TW 200816432A TW 95136424 A TW95136424 A TW 95136424A TW 95136424 A TW95136424 A TW 95136424A TW 200816432 A TW200816432 A TW 200816432A
- Authority
- TW
- Taiwan
- Prior art keywords
- card
- pins
- memory card
- connection device
- memory
- Prior art date
Links
- 230000005540 biological transmission Effects 0.000 claims abstract description 11
- 239000013078 crystal Substances 0.000 claims description 7
- 239000008187 granular material Substances 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 10
- 238000000034 method Methods 0.000 description 9
- 238000004519 manufacturing process Methods 0.000 description 3
- XBWAZCLHZCFCGK-UHFFFAOYSA-N 7-chloro-1-methyl-5-phenyl-3,4-dihydro-2h-1,4-benzodiazepin-1-ium;chloride Chemical compound [Cl-].C12=CC(Cl)=CC=C2[NH+](C)CCN=C1C1=CC=CC=C1 XBWAZCLHZCFCGK-UHFFFAOYSA-N 0.000 description 1
- 241000282320 Panthera leo Species 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 235000011389 fruit/vegetable juice Nutrition 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000008267 milk Substances 0.000 description 1
- 210000004080 milk Anatomy 0.000 description 1
- 235000013336 milk Nutrition 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 229920001690 polydopamine Polymers 0.000 description 1
- 230000035807 sensation Effects 0.000 description 1
Landscapes
- Credit Cards Or The Like (AREA)
Abstract
Description
200816432 九、發明說明: 【發明所屬之技術領域】 本發明係有關於一種讀卡機控制晶片,特別有關於一 種同時支援各種快閃記憶卡之讀卡機控制晶片。 【先前技術】 隨著快閃記憶卡在生活中的普及,相關的讀卡機設備 相對的也被廣泛的應用。而快閃記憶卡之種類繁多,包括200816432 IX. Description of the Invention: [Technical Field] The present invention relates to a card reader control chip, and more particularly to a card reader control chip that simultaneously supports various flash memory cards. [Prior Art] With the popularity of flash memory cards in life, related card reader devices have been relatively widely used. There are many types of flash memory cards, including
Compact Flash(CF)卡、Micro Drive(MD)卡、Smart Media(SM)卡、xD Picture Card(xD)卡、Secure Digital (S,D) 卡、Multi Media Card(MMC)、Memory Stick(MS)卡及 Memory Stick Pro(MS-Pro)卡等。讀卡機的控制晶片為了 同日寸支援各種規格之記憶卡,其封裝腳位必須因此而不斷 增加。 如弟 一 知項卡機控制晶片接腳連接示意圖所示, 目前大致可則讀連接裝置來插設上述之㈣記憶卡 刀別為CF/MD快閃記憶卡連接裝置i卜SM/xD快閃記七 卡連難置12、SD/MMC快閃記憶卡連接裝置13及奶 Mf Pro I·夬閃5己|思卡連接裝置14。假設其巾⑶快閃言 =連接裝置11之輪出腳位數目為M1,SM/ xD快閃記十 2接襄置12輸出腳位數目為纽,S_C快閃記憶卡, =置13輸出腳位數目為M3,MS/ MS_pr〇快閃記憶卡; 一衣置14幸月出腳位數目為M4,一讀卡機裝置欲完全支^ =種記憶切接U,其讀卡_制W 10在記憶知 魏目為M僅+M2+M3+M4。然而如果未知 腳位备S ί憶卡規格出現’則讀卡機控制晶片10所需1 腳位數目將隨之變得更多。 5 200816432 接干二圖習知讀卡機控制晶片之晶粒接點連 w圖如圖所不為假設CF/MD快閃記憶卡遠接爿士 U、SM/xD快閃記憶卡連接褒置12及 c ^ 連接裝置13連接於讀卡機 二决閃故、卡 ]。上係包括複數支接腳:=二 貫^腳數視記憶卡連接裝置總接腳數來 ==接上置之輪出接腳係對應咖 <之接腳)’其中CF/MD快閃記憶 嫌1分職接於接“1及^ I〇4’ SM/xD快閃記憶卡連接裝置12 _及2/M2分別連接於接腳102及出腳位 閃記憶卡連接裝置!3上之兩個輸出腳位咖及== =Γ:ϊΤ。6。而讀卡機控制晶片10中: 匕枯日日粒20,其晶粒2〇上伤白虹…如^ 勝(圖t以六個接點來做說明 ί=::=6,’使讀卡機=Compact Flash (CF) card, Micro Drive (MD) card, Smart Media (SM) card, xD Picture Card (xD) card, Secure Digital (S, D) card, Multi Media Card (MMC), Memory Stick (MS) Cards and Memory Stick Pro (MS-Pro) cards, etc. The control chip of the card reader must support the memory cards of various specifications in the same day, and the package pins must be increased accordingly. As shown in the diagram of the control pin connection of the card reader, it is generally possible to read the connection device to insert the above (4) Memory card cutter for CF/MD flash memory card connection device i Bu SM/xD flash Seven card connection hard 12, SD / MMC flash memory card connection device 13 and milk Mf Pro I · 夬 5 5 own | think card connection device 14. Assume that the towel (3) flashes = the number of rounds of the connection device 11 is M1, SM/xD fast flashes, the number of pins is 12, the number of output pins is new, the S_C flash memory card, the = 13 output pin The number is M3, MS / MS_pr 〇 flash memory card; a clothing set 14 lucky month out the number of feet is M4, a card reader device wants to fully support ^ = kind of memory cut U, its card reading _ system W 10 Memory knows that Weimu is M only +M2+M3+M4. However, if an unknown pin is available, the number of pins required to control the chip 10 will become more. 5 200816432 Connected to the second picture, the known chip reader controls the die connection of the chip. The figure is not assumed. The CF/MD flash memory card is connected to the gentleman U, SM/xD flash memory card connection. 12 and c ^ The connection device 13 is connected to the card reader, and the card is replaced by a card. The upper system includes a plurality of supporting legs: = two passes ^ the number of legs depends on the total number of pins of the memory card connection device == connected to the upper wheel of the pin is corresponding to the coffee < pin] 'where CF / MD flashes 1 memory is connected to the "1 and ^ I〇4' SM / xD flash memory card connection device 12 _ and 2 / M2 are connected to the pin 102 and the foot flash memory card connection device! The two output pins are located at ===Γ:ϊΤ.6. While the card reader controls the wafer 10: 匕天日日20, its grain 2〇 hurts white rainbow...such as ^ wins (Figure t to six Contact to explain ί=::=6, 'Make card reader=
玳同,己^卡連接裝置u、SM/xD 連接裝置及SD/MMC快閃記憶卡連 中插= 憶卡做資料之傳輸。 1 3中所插之圮 由上述可知,習知技術中晶粒2〇 * 將會接近或等於CF/MD快閃記憶卡、壯’、妾點數目 快閃記憶卡連接裝置i2及SD/MMC快閃記= 之腳位數目]VU+M2+M3。由於晶奴2f)二 衣置13 目亦隨著外璋連接之記憶卡賴= 成晶粒2G成本的提昇。 加’將造 所以習知技術係使讀卡機控制W 1()的整體成本無 200816432 法降低。. 發明内容】 有鑑於此,本發明係提供一種可降低 機控制 晶 片 ,藉由共用讀卡機控制晶片之封裝 製作成本之讀卡 腳位,以及 共用讀卡機控制晶片内部晶粒接點, 制晶Η —<丄ι. υ不但可縮小讀卡機控 本 曰 μ 1 , 1一 >1 列百 /J、 曰。日片之月豆積進而有效降低讀卡機控制晶片 為達上述之目的,本發明係提供—種讀卡 壯f係可連接多個記憶卡連接裝置或-多合一記憶;連;: 出接腳係共用讀卡機控制晶片上之 裳置之封裝接腳數係、為足夠連接該 卡連二 置中輪出接腳接腳數最多的一個記憶卡連接戈 此利用公3士夕丁 a +』+ 士 p 卞運接衣置即可。猎 桩壯取夕方式使讀卡機控制晶片與多個卡速 接裝置或多合—記憶卡連 =们。仏卡連 輪。 疋牧衣直己丨思卡執行資料之傳 為達上述目的,本發明再提出一 可連接多個記憶卡連接賴一多人—:=曰曰片,係 除了讓該些記憶卡連接裝置。 用讀+拖·^仏卜疋按衣置忒夕口圮憶卡連接裝置共 曰、H制晶片之封裝接腳外,同時也共读 、 曰曰片内部之晶粒接點,且該些封 此接: 接在曰曰粒中係設置複數個多工器,該此多工P =應連接於該些晶粒接腳。分 船二β 制該此客Τ眾 之控制k號控 卡連_置^^切換該些記憶卡連接裝置或多合—記'降 卞連接衣置中的記憶卡得以與讀卡機控制晶片執行 之生產成 7 200816432 資料之傳輸4此不但節省封裝接腳,亦節省晶粒接腳, 有效降低讀卡機控制晶片之製作成本。 為了能更進一步瞭解本發明為達成預定目的所採取之 技術、手段及功效,請參_下有關本發明之詳細說明與 附圖,相信本發明之目白勺、特徵與特點,當可由此得一深 入且具體之暸解’然而所附圖式僅提供參考與說明用,並 非用來對本發明加以限制者。 【實施方式】 本發明為降低讀卡機控制晶片之成本,係採讀卡機控 制晶片封裝腳位共用以及晶粒接點共用之技術,以 裝及晶粒之成本。 即七 一般的讀卡機裝置雖然可以支援各種不同的快閃記憶 卡仁疋項卡機I置在項取不同記憶卡時,其實並不會在 同一日守間點發生。即使終端使用者使用兩張不同之記憶卡 操作互相複製資料之動作,這對讀卡機裝置而言,讀寫的 程序是有先後之分的。因此,以讀卡機控制晶片的角度來 看^在同一時間點,僅會對其中一張快閃記憶卡操做,所 以讓所有的快閃記憶卡介面共用相同的腳位是可行的。 首先請參閱第三圖本發明讀卡機控制晶片接腳連接示 意圖。如圖所示,讀卡機控制晶片3〇連接記憶卡之接腳數 為N ’而可插置C〇mpact Flash(CF)卡或Micr〇 卡之CF/MD快閃記憶卡連接裝置31,其輸出腳位數目為Similarly, the card connection device u, SM/xD connection device and SD/MMC flash memory card are connected to the card = memory card for data transmission. The plugged in 1 3 is known from the above. In the prior art, the die 2〇* will be close to or equal to the CF/MD flash memory card, the Zhuang', the number of flash memory card connection devices i2 and SD/MMC. Flash = the number of feet] VU + M2 + M3. Since the crystal slave 2f) two clothes set 13 mesh also with the external connection of the memory card = the cost of the grain 2G is improved. Adding will make the conventional technology so that the overall cost of the card reader control W 1 () is not reduced by the 200816432 method. SUMMARY OF THE INVENTION In view of the above, the present invention provides a card control chip capable of reducing the cost of package manufacturing by controlling a chip reader by a shared card reader, and controlling a chip contact inside the chip by a shared card reader.制 Η —<丄ι. υ not only can reduce the card reader control 曰 μ 1 , 1 1 > 1 column hundred / J, 曰. The present invention provides a card reading system capable of connecting a plurality of memory card connecting devices or an all-in-one memory; The pin is shared by the card reader to control the number of package pins on the wafer, and is sufficient to connect the card to the middle of the card. The number of pins of the pin is the most. a +』+ 士p 卞 接 接 接 接 接. The hunter-splitting method allows the card reader to control the chip and multiple card-speed devices or multiple-memory cards. Leica wheel.疋 疋 直 直 丨 丨 丨 执行 执行 执行 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为 为Use the reading + drag · ^ 仏 疋 疋 疋 疋 忒 忒 忒 圮 圮 圮 圮 连接 连接 连接 连接 连接 连接 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰 曰Sealing this connection: A plurality of multiplexers are arranged in the granules, and the multiplex P = should be connected to the dies. The sub-ship II system controls the k-control card of the customer. The switch is connected to the memory card connection device or the multi-combination-memory memory card in the drop-down connection device and the card reader control chip. The execution of the production into 7 200816432 data transmission 4 not only saves the package pin, but also saves the die pin, effectively reducing the manufacturing cost of the card reader control chip. In order to further understand the techniques, means and functions of the present invention in order to achieve the intended purpose, the detailed description and the accompanying drawings of the present invention are believed to be The invention is to be understood as being limited and not limited by the invention. [Embodiment] In order to reduce the cost of controlling the chip of the card reader, the present invention is a technique for controlling the sharing of the chip package pins and the sharing of the die contacts by the card reader to charge the die. That is, the general card reader device can support a variety of different flash memory cards. When the card is placed in a different memory card, it does not actually occur on the same day. Even if the end user uses two different memory cards to operate the data copying operation, the program for reading and writing is sequential. Therefore, it is feasible to use the card reader to control the angle of the chip. At the same time, only one of the flash memory cards will be operated, so that it is feasible to have all the flash memory card interfaces share the same pin. Referring first to the third figure, the card reader of the present invention controls the connection of the chip pins. As shown in the figure, the card reader control chip 3, the number of pins connecting the memory card is N ', and the C〇mpact Flash (CF) card or the CF/MD flash memory card connection device 31 of the Micr card can be inserted. The number of output pins is
Ml。可插置 smart Media(SM)卡或 xd Picture Card(xD) 卡之SM/ xD快閃記憶卡連接裝置32,其輸出腳位數目為 M2。可插置 secure Digital(SD)卡或 Multi MediaMl. The SM/xD flash memory card connector 32 with a smart Media (SM) card or xd Picture Card (xD) card can be inserted, and the number of output pins is M2. Pluggable secure Digital (SD) card or Multi Media
Card(MMC)之sd/MMC快閃記憶卡連接裝置33,其輸出腳位 8 200816432 數目為M3。可插置Mem〇ry Stlck(MS)卡或Mem〇ry 〇(MS Pro)卡之MS/ MS-Pro快閃記憶卡連接裝置34,其 ,出腳位數目為M4。其中N=max{M1,M2,M3,M4},意為 =卡機控制晶片30之接喊特CF/MD 記憶卡連接 =置31 SM/xD快閃記憶卡連接裝置%、快閃記憶 連接装置33及MS/MS-Pro快閃記憶卡連接裝置34中 ,出腳位數目最多之接腳數。如此—來,cf/md快閃 2接裝置M、SM/xD,_記針連歸置32、s_J ^閃記憶卡連接裝置33及Ms/Ms_pr。快閃記憶卡連 4之輪出接腳係共用連接於讀卡機控制晶片%數目^ =垃例如:讀卡機控制晶片3G上N支接腳中之 SM ft快閃記憶卡連接裝置31之—^_、 二己二鱼^己^卡連接褒置32之一輪出接腳、SD/MMC快閃 "連接衣置34之—輸出接腳。其中各記,卡連接壯罟 31、”、33、34輸出接腳中 ::;己33衣置 測接腳彼此係不共用讀卡機Card (MMC) sd / MMC flash memory card connection device 33, its output pin 8 200816432 number is M3. The MS/MS-Pro flash memory card connection device 34 of the Mem〇ry Stlck (MS) card or the Mem〇ry® (MS Pro) card can be inserted, and the number of the output pins is M4. Where N=max{M1, M2, M3, M4}, meaning = the card machine control chip 30 is connected to the CF/MD memory card connection = set 31 SM / xD flash memory card connection device %, flash memory connection In the device 33 and the MS/MS-Pro flash memory card connecting device 34, the number of pins having the largest number of pins is the number of pins. In this way, cf/md flashes 2 to the device M, SM/xD, _ pin to the 32, s_J ^ flash memory card connection device 33 and Ms / Ms_pr. The flash memory card is connected to the card reader control chip. The number of the control chip is the same as that of the card reader control chip. For example, the SM ft flash memory card connection device 31 of the N-pin on the card reader control chip 3G —^_, 二二二鱼^己^卡连接褒32 One-round pin, SD/MMC flash "Connecting clothes 34-output pin. Among them, the card is connected to the strong 31, ", 33, 34 output pins in the ::: 33 clothes test pins are not shared with each other
Ζ腳Τίΐ,ί之記憶卡連接裝置上之其他接腳(非_ 接腳^共㈣卡機控制晶片30上之—支接腳。、、J 藉由共用接腳之連接方式,本^ ^ 明顯比習知技術中的讀飞^月項工制晶片如 μ=μ1縣叫如第H 接腳數 乐圖所不)減少很多腳位。 接,參閱第四圖本發明讀 = 有另—種讀卡機裝置,如圖中多ίίΞ 置4〇可同時包括CF/MD /種夕合—快閃記憶卡連接裝 快閃記憶卡、SM/ xD快閃記憶卡、 200816432 裝置林憶卡及Ms/ Ms—Prc)快閃記憶卡之四種連接 記憶卡連接ii Hr理以數目ν之腳位與多合一快閃 氣语、、中各種連接裝置之輸出接腳連接。 第五圖,J及連接方法,請參閱 接示意圖。_ 接腳連 做連接。衣〜置各式記憶卡與讀卡機控制晶片 快閃㈣裝單元50上之接腳501係為c_ 連接f置52之^置^之接腳應卜洲/心夬閃記憶卡 〜二,、接腳·2及SD/快閃記憶卡連接裝置 妾腳1/M3所共用。而接腳5〇2係為CT/Md 卡連,置Μ之接腳2/M1、SM/xD快閃記憶卡連 2/μΤΓ1Γ^ S3 .«Ρ μ ^ M 興 CF/MD 快 ρΛ1 纪 ===r、SM/x剩記憶卡連接|置52及3麵 UM1 t 53執行相_料的傳輸(視各接腳 至曰粒1/M3 定),接腳502分別接Ζ Τ Τ ί, ί 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆 记忆Obviously, many wells are reduced than in the conventional technology, such as the reading of the flying system, such as μ = μ1 county, such as the number of the H pin. Connect, see the fourth picture of the present invention = there is another type of card reader device, as shown in the figure, the number of the device can be included in the CF / MD / a variety of flash - memory card connection flash memory card, SM / xD flash memory card, 200816432 device Lin Yi card and Ms / Ms-Prc) four types of flash memory card connection memory card connection ii Hr with a number of feet and all-in-one flash language, medium The output pins of various connecting devices are connected. For the fifth picture, J and connection method, please refer to the connection diagram. _ Pins are connected. Clothing ~ set various memory card and card reader control chip flash (four) on the unit 50 on the pin 501 is c_ connection f set 52 ^ set ^ pin should be Pazhou / heart flash memory card ~ two, , pin 2 and SD/flash memory card connection device are shared by foot 1/M3. The pin 5〇2 is a CT/Md card connection, and the pin 2/M1, SM/xD flash memory card is connected to 2/μΤΓ1Γ^ S3.«Ρ μ ^ M Xing CF/MD fast ρΛ1 纪= ==r, SM/x residual memory card connection|Set 52 and 3 UM1 t 53 to perform phase material transmission (depending on each pin to 曰1/M3), pin 502 is connected separately
^曰曰粒54之接點544、545及546,使晶粒54與c層D 十、閃心隐卡連接襄置5卜SM/xD快閃記憶卡連接裝置% 10 200816432 及SD/MMC快閃記憶卡連接裝置53執行相關資料之傳輸(視 各接腳2/M卜2/M2及2/M3之定義而定)。其中接腳541、 544係為晶粒54用於接收CF/MD快閃記憶卡連接裝置$ ^ 傳輸資料之腳位,接腳542、545係為晶粒54用純收 SM/xD快閃記憶卡連接裝置52傳輸資料之腳位,接腳⑷、 日日粒54用於触漏MG㈣記憶卡連接裝置W =日1=。承上說明過,讀卡機裝置在讀取不同記 i之二亚不會在同—時間點發生,其讀寫的程序是有先 連接ΐ置:;系利用t用腳位之方法來連接多個 ^己!^_置51、52、53中之記憶卡執行讀寫之動作。 元if利用上^丨之連接方式,可讓讀卡機控制晶片之封裝單 日日乃之封t接腳數明 共用腳值之概余,技^要少。所以利用本發明 本。 “ ’、ϋ有效降低讀卡機控制晶片之封裝成 再提步:!低讀卡機控制晶片之成本,係 機控制晶片&,,凊苓閱第六圖,係為本發明讀卡 CF/MD,^^r_f佳實施例之接腳連接示意圖。圖中 置62及/=/1、獅快閃記憶卡連接裝 機控制晶片於封壯;,卡連接裝置63之接腳係共用讀卡 理及方式同上述之接腳601及㈣602,其原 CF_快閃記憶卡以罟^此不再費述。而其中 卞連接衣置6卜s M / X D.快閃記憶卡連接裝 200816432^The contacts 54 544, 545 and 546 of the granules 54 enable the die 54 and the c layer D, the flash card hidden card connection device 5, the SM/xD flash memory card connection device% 10 200816432 and the SD/MMC fast The flash memory card connecting device 53 performs transmission of related data (depending on the definition of each pin 2/Mb 2/M2 and 2/M3). The pins 541 and 544 are the die 54 for receiving the CF/MD flash memory card connection device and the pin for transmitting data. The pins 542 and 545 are for the die 54 to use the pure SM/xD flash memory. The card connecting device 52 transmits the data pin, the pin (4), and the day particle 54 are used to touch the MG (four) memory card connecting device W = day 1 =. According to the above description, the reader device does not read at the same time point when reading different records. The program for reading and writing is connected first: the system uses t to connect with the foot. Multiple ^^!^_ The memory card in 51, 52, 53 performs the read and write operations. The element if the connection method of the upper part is used, the card reader can control the package of the chip, and the number of the t-pins is the same as the shared pin value. Therefore, the present invention is utilized. " ', ϋ effectively reduce the packaging of the card reader control chip into a step-by-step:! Low-reader control chip cost, system control chip &, see the sixth picture, is the invention card CF /MD, ^^r_f The pin connection diagram of the preferred embodiment. In the figure, 62 and /=/1, the lion flash memory card is connected to the installed control chip in the package; the pin connection device 63 is shared by the card reader. The method and method are the same as the above-mentioned pin 601 and (4) 602, and the original CF_flash memory card is not mentioned here. However, the 卞 connection device is set to 6 s M / X D. Flash memory card connection is installed 200816432
㈣及SD/MMC快間記_咬縣置—_權腳丑 用封裝單元60上之接腳601、602.·.。換言之,各記情: 連接裝置61、62、63之偵測接腳係個別連接讀卡^控^曰曰 片上之一接腳,藉此偵測記憶卡是否插設於連接裝置中, 同時可偵測記億卡之種類。封裝單元6〇内部之連接方係 為晶粒64上之接點641、642 —對一連接於封裝單^ 6〇 上之接腳601、602,並且個別於晶粒64内部連接多工哭 6411、6421 (其餘接點、接腳及多工關未示,係皆均^ f =)。f工器6 411、6 4 2丨之動作係由微控制單元6 5輸出 一控制信號etr·來操作,以控制讀卡機控制晶片與π: 快閃記憶卡連接裝置6bSM/xD快閃記憶卡連接裝置Μ 及S_C快閃記憶卡連接袋置63間資料傳輸通道之切換。 一接著以二例子說明讀卡機控制晶片之動作。如第六圖 所不,,设讀卡機控制晶片欲將插設於CF/MD快閃記憶 卡,接I置61中之01?卡的資料複製到插設於SM/xD快閃 °己怳卡連接裝置62中之SM卡。首先微控制單元65會先 偵/貝J CF/MD快閃記憶卡連接裝f 6丄及SM/xI) 一 i b2是否已插設CF卡與SM卡,並將此回報給 、主汁异1置66 (h〇st),如個人電腦、PDA等裝置。若偵 ^到時,便會由主計算裝置66發出命令使得微控制 輸出控制信號此來控制多工器64η、6421 ,再 ^貧通道皆切換給CF/MD快閃記憶卡連接裝置(4) and SD / MMC quick record _ bite county set - _ right foot ugly with the package unit 60 on the feet 601, 602.. In other words, each of the sensations: the detecting pins of the connecting devices 61, 62, 63 are individually connected to one of the pins of the reading card, thereby detecting whether the memory card is inserted into the connecting device, and at the same time Detect the type of billion card. The internal connection of the package unit 6 is a contact 641, 642 on the die 64 - a pair of pins 601, 602 connected to the package, and individually connected to the die 64 to multiplex 6414 , 6421 (the rest of the contacts, pins and multi-work off are not shown, all are ^ f =). The operation of the machine 6 411, 6 4 2丨 is operated by the micro control unit 65 to output a control signal etr· to control the card reader control chip and the π: flash memory card connection device 6bSM/xD flash memory The card connection device Μ and the S_C flash memory card connection bag switch between 63 data transmission channels. First, the operation of the card reader to control the chip will be described by way of two examples. As shown in the sixth figure, the card reader control chip is to be inserted into the CF/MD flash memory card, and the 01 card of the I set 61 is copied to the SM/xD flash. The SIM card in the Leica connection device 62. First, the micro control unit 65 will first detect / shell J CF / MD flash memory card connection installed f 6 丄 and SM / xI) whether i b2 has inserted CF card and SM card, and this return to the main juice 1 set 66 (h〇st), such as personal computers, PDAs and other devices. If the detection arrives, the main computing device 66 issues a command to cause the micro control output control signal to control the multiplexers 64n, 6421, and the lean channels are switched to the CF/MD flash memory card connection device.
65 CF 主计异I置66之記憶單元67中。若SM卡 微於制罩則到就緒,同樣的會由主計算裝置66發出命令使 二 几65輸出控制信號ctr以控制多工器6411、 12 200816432 士私資料傳輸通道皆切換給SM/xD快閃記憶卡連接 衣置62 ’以將儲存於記憶單元67中之資料寫入SM卡。 其中有關讀卡機控制晶片與主計算裝置66之間的傳輪方 式,係適用於各種傳輸媒介 ,且為熟悉此技藝者所周知, 在此便T再贅述。另外值得注意的是,當欲複製的資料量 k大”、、去人元成衩製動作時,則得以分時分量反覆進 4丁上述碩寫傳輸之動作,直到傳輸完成為止,其中每 輸的資料量則必須依實際狀況而定。。 、 、而承上述之原理可知,本發明之讀卡機控制晶片可 時連接多個記憶卡連接裝置(或多合一連機裝置),以 處理多張記憶卡之讀寫動作,無論是記憶卡與記憶卡 之複製’或是記憶卡與電腦襄置間之讀寫。且藉由 曰 粒64之接點641、⑷...及晶粒64内之多工器64ιι、吻曰曰 =置’可進—步改善不同接點上電壓準位不同所帶來之 缚上所述’藉由共用讀卡機控制晶片 60卜級..及晶粒64之接點641、642…,可節省::卿 接=及:粒64接點之數目,而節省晶粒64 Λ64之大小。所以本發明在讀卡機^ 晶片之成本上,係較習知技術明顯的降低了許多。二 上所述者,僅為本發明其中的較佳實施利, 用來限定本發明的實施範圍;即凡依本發明 ,非 所作的均等變化與修飾,皆為本 所專利乾圍 【圖式簡單說明】 料U專利粑圍所 >函蓋。 第〆圖係為習知讀卡機控制晶片接腳連接示音圖. 第二圖係為習知讀卡機控制晶片之晶粒接點:接示意圖; 13 200816432 二為本如明碩卡機控制晶片接腳連接示意圖; 仏^:^、為本叙明碩卡機控制晶片接腳連接示意圖; Θ =本發明頃卡機控制晶片較佳實施例之接腳連接示 思、圖;及 '、 '圖;讀卡機控制晶片另-較佳實施例之接腳連 【主要元件符號說明】 • [習知技術] 讀卡機控制晶片10 靖卡機控制晶片之接腳101、102、103、104、105、1〇6 CFVMD快閃記憶卡連接mi §M/xD快閃記憶卡連接裳置12 SD/MMC快閃記憶卡連接裝置]3 MS/ MS-PrQ快閃記憶卡連接裝置14 δ己板、卡連接裝置之輸出腳位1/M1、2/M1、1/M2、2/M2、 _ 1/Μ3 ν 2/Μ3 晶粒2〇 日日粒接點 201、202、203、204、205、206 [本發明] 讀卡機控制晶片30 CF/MD快閃記憶卡連接裝置31 SM/ xD快閃記憶卡連接裳置32 SD/MMC快閃記憶卡連接裝置33 MS/ Ms、Pro快閃記憶卡連接裝置34 14 200816432 多合一快閃記憶卡連接裝置4 0 封裝單元50 . 讀卡機控制晶片之接腳501、502 CF/MD快閃記憶卡連接裝置51 SM/xD快閃記憶卡連接裝置52 SD/MMC快閃記憶卡連接裝置53 記憶卡連接裝置之接腳1/M:l、2/1V0、1/M2、2/M2、1/M3、 2/M3 晶粒54 晶粒接點 54卜 542、543、544、545、546 封裝單元60 讀卡機控制晶片之接腳601、602 CF/MD快閃記憶卡連接裝置61 SM/xD快閃記憶卡連接裝置62 SD/MMC快閃記憶卡連接裝置63 晶粒64 晶粒接點641、642 多工器641卜6421 微控制單元65 . 主計算裝置66 記憶單元67 控制信號ctr 1.565 CF is in the memory unit 67 of the I. If the SM card is slightly smaller than the cover, the main computing device 66 will issue a command to cause the two 65 output control signals ctr to control the multiplexer 6411, 12 200816432. The private data transmission channel is switched to the SM/xD fast. The flash memory card is connected to the garment 62' to write the data stored in the memory unit 67 to the SM card. The mode of transfer between the card reader control chip and the host computing device 66 is applicable to a variety of transmission media and is well known to those skilled in the art and will be described herein. It is also worth noting that when the amount of data to be copied is large, and the person is forced to move, the time-sharing component is repeated to repeat the above-mentioned master-write transmission, until the transmission is completed, each of which is lost. The amount of data must be determined according to the actual situation. According to the above principle, the card reader control chip of the present invention can be connected to a plurality of memory card connecting devices (or multi-connected devices) to process more. The reading and writing operation of the memory card, whether it is the copying of the memory card and the memory card or the reading and writing between the memory card and the computer device, and the contact points 641, (4) ... and the die 64 of the grain 64 Inside the multiplexer 64 ιι, 曰曰 曰曰 = set ' 可 可 - step to improve the different voltage levels on the different junctions caused by the 'by the shared card reader control wafer 60 grade.. and crystal The contacts 64, 642, ... of the grain 64 can save: the number of contacts: and the number of 64 contacts, and save the size of the die 64 Λ 64. Therefore, the present invention is relatively expensive in the cost of the card reader. The known technology is obviously reduced a lot. The above is only the better one of the present invention. Shili is used to define the scope of implementation of the present invention; that is, all the equivalent changes and modifications made by the present invention are the patents of the patent [simplified illustration] U patent 粑 所 & 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 The first diagram is a conventional card reader control chip pin connection diagram. The second diagram is the chip contact of the conventional card reader control chip: connection diagram; 13 200816432 II is the basic card machine Control chip connection diagram; 仏^:^, this is a schematic diagram of the control chip connection of the card processor; Θ = the connection diagram of the preferred embodiment of the card control wafer of the present invention; 'Figure; card reader control chip - preferred embodiment of the pin connection [main component symbol description] • [technical technology] card reader control chip 10 Jingka machine control chip pins 101, 102, 103 , 104, 105, 1〇6 CFVMD flash memory card connection mi §M/xD flash memory card connection skirt 12 SD/MMC flash memory card connection device] 3 MS/MS-PrQ flash memory card connection device 14 Output pin of δ board and card connection device 1/M1, 2/M1, 1/M2, 2/M2, _ 1/Μ3 ν 2/Μ3 Grain 2〇 Day grain contacts 201, 202, 203, 204, 205, 206 [Invention] Card reader control chip 30 CF/MD flash memory card connection device 31 SM/ xD flash memory card connection skirt 32 SD/MMC fast Flash memory card connection device 33 MS/Ms, Pro flash memory card connection device 34 14 200816432 All-in-one flash memory card connection device 4 0 package unit 50. Reader control chip pins 501, 502 CF/MD fast Flash memory card connection device 51 SM/xD flash memory card connection device 52 SD/MMC flash memory card connection device 53 Memory card connection device pin 1/M: 1, 2/1V0, 1/M2, 2/M2 , 1 / M3, 2 / M3 die 54 die contacts 54 542, 543, 544, 545, 546 package unit 60 card reader control chip pins 601, 602 CF / MD flash memory card connection device 61 SM/xD flash memory card connection device 62 SD/MMC flash memory card connection device 63 die 64 die contact 641, 642 multiplexer 641 6421 micro control unit 65. main computing device 66 memory unit 67 control signal Ctr 1.5
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW95136424A TW200816432A (en) | 2006-09-29 | 2006-09-29 | Card reader controller |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW95136424A TW200816432A (en) | 2006-09-29 | 2006-09-29 | Card reader controller |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200816432A true TW200816432A (en) | 2008-04-01 |
| TWI313927B TWI313927B (en) | 2009-08-21 |
Family
ID=44769100
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW95136424A TW200816432A (en) | 2006-09-29 | 2006-09-29 | Card reader controller |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TW200816432A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI493560B (en) * | 2011-11-09 | 2015-07-21 | Au Optronics Corp | Self-test driver circuit |
-
2006
- 2006-09-29 TW TW95136424A patent/TW200816432A/en unknown
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI493560B (en) * | 2011-11-09 | 2015-07-21 | Au Optronics Corp | Self-test driver circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| TWI313927B (en) | 2009-08-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI600023B (en) | Stacked memory boundary scan chain | |
| TWI290322B (en) | Memory buffer arrangement | |
| CN109661654B (en) | Extended Applications of Error Checking and Correction Codes in Memory | |
| TWI721003B (en) | Memory device and system for memory management | |
| TWI493338B (en) | Method for flexible command addressing for memory, stacked memory device, storage medium, and system with the same | |
| US11799479B2 (en) | Apparatus for transmitting and receiving a signal, a method of operating the same, a memory device, and a method of operating the memory device | |
| KR101662576B1 (en) | Stacked memory with interface providing offset interconnects | |
| US20180096719A1 (en) | Staggering initiation of refresh in a group of memory devices | |
| TW200915336A (en) | ECC control circuits, multi-channel memory systems including the same, and related methods of operation | |
| CN103946980A (en) | Stacked memory allowing variance in device interconnects | |
| TWI578316B (en) | Method and system for operational control for memory device and memory device thereof | |
| KR20170033390A (en) | Common die implementation for low power memory devices | |
| CN115700944A (en) | Closed loop compression connector pin | |
| TWI454107B (en) | Multiple communication channels on mmc or sd cmd line | |
| US20020023190A1 (en) | Framework with multiple selections for south bridge and north bridge connecting | |
| JP2021125228A (en) | Configurable write command delay in nonvolatile memory | |
| CN111193583B (en) | Receiving device with clock failure recovery and transmission system including the receiving device | |
| JP2002073522A (en) | Memory card bridge | |
| JP2018508871A (en) | A common die to support different external memory types with minimal packaging complexity | |
| TWI335508B (en) | Memory systems with memory chips down and up | |
| TW200816432A (en) | Card reader controller | |
| CN101221547B (en) | Memory card having multiple interfaces, reset control method thereof | |
| TW201212014A (en) | A memory system | |
| US12143107B2 (en) | Multiplexer | |
| TWI846376B (en) | Memory device, method of operating memory device and method of operating memory controller |