SU1587585A1 - D-flip-flop - Google Patents

Abstract

The invention relates to computing and can be used to build digital circuits with static and dynamic control and to control them. The aim of the invention is to expand the field of application of the D-flip-flop due to the possibility of its use in sequential devices with static and dynamic control. To do this, the D-flip-flop, consisting of six elements AND-NOT 1-6, includes four more elements, AND-NOT 7 - 10 and the element NOT 11. It is possible to switch the control mode of the D-trigger from static to dynamic and back by the input signal 16. 5 Il., 1 tab.

Description

PRI m e h a and e.x - an indifferent state on the way; and / o - but definitions. at the exit.

.

state of

Phi5.2

Phi5.5

73

7 1.

3g

FIG.

Shchvtchih

u ////////.// A

Pesucrnf)

vewv-vAfzg.

Claims (6)

Claim 5 D-trigger containing six AND-NOT elements, the outputs of the first and second AND-NOT elements connected to the first inputs of the second and first AND-NOT elements and are direct and inverse outputs of the D-trigger, the output of the third AND-NOT element with the first input of the sixth AND-NOT element, the output of which is connected to the first outputs of the third and fourth and the second input of the first AND-NOT elements, the output of the fourth AND-NOT element is connected to the second 15 input of the second AND-NOT element and the first input of the fifth AND element -NOT whose output is connected to the second inputs of the third and fourth AND-NOT elements, the third inputs of the first and third AND-NOT elements are the S-input of the D-trigger, and the second inputs of the fifth and sixth and the third input of the second AND-NOT elements are the / ^ - inputs of the D-trigger, characterized in that, in order to expand the scope of the D-flip-flop due to the possibility of using in sequential devices with static and dynamic control, the seventh, eighth, ninth and tenth * ¹ AND-elements and the NOT element are introduced into it, and the outputs of the seventh and eighth elements are NOT connected respectively with the third inputs 30 of the sixth and fourth AND-NOT elements, the first inputs are the C-input of the D-trigger, and the second inputs are connected respectively to the outputs of the ninth and tenth AND-NOT elements, the first inputs of which are the control mode switching input 35 of the D-trigger , the second input of the tenth AND-NOT element is connected to the output of the NOT element, whose input is connected to the second input of the ninth, third input of the fifth AND-NOT elements and is the D-input of the D-trigger. Stro- ka Inputs Outputs - - g ------------ Function to be performed - Work mode 16 17 18 fifteen 12 thirteen 14 E S R FROM D Q Q __ 1 o 20 thirty 4 0 fifty 6 0 0 0 0 1 10 eleven eleven eleven 0 X but but Prohibited Combination Works like 0 X 1 0 Setting to ”1 RS trigger 0 X 0 1 Setting to ”0 0 X Q Q Storage Storage 1 0 1 0 0 Setting information Works like 1 along the edge of signal C D-trigger, edge sensitive 1/0 signal at C input 1 1 0 1 0 Setting information Kstk works 1 0 0 1 by signal level C D-trigger, chuv X Q Q Storage fixed to Signal level at C-input Transparent · At C = 1 N ote Pie. I - indifferent state at the input; and / o is an undefined state at the output. 79 ) ⁵ t ----- 1 75 from P 72 η 7B iJ E 21 £ <> - in ^{ g— to Fi8.5 FIG. to 1PPPPPPPPPP ₍ P p p p * * and _2g Trigger Ra 29.1 Π P P | n n ^ 73 Trigger Ra 29.2 1 G ~ 1 1 ------- 1 g ¹ -1HPG ~ ', U73 Trigger Moat 29 pp pp U90 ^> U _s2 Counter Register <---------> Counter <_____________ Fi3.5