SG97920A1 - Address wrap function for addressable memory devices - Google Patents
Address wrap function for addressable memory devicesInfo
- Publication number
- SG97920A1 SG97920A1 SG200004493A SG200004493A SG97920A1 SG 97920 A1 SG97920 A1 SG 97920A1 SG 200004493 A SG200004493 A SG 200004493A SG 200004493 A SG200004493 A SG 200004493A SG 97920 A1 SG97920 A1 SG 97920A1
- Authority
- SG
- Singapore
- Prior art keywords
- memory devices
- addressable memory
- wrap function
- address wrap
- address
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/14—Word line organisation; Word line lay-out
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Dram (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US41959499A | 1999-10-18 | 1999-10-18 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| SG97920A1 true SG97920A1 (en) | 2003-08-20 |
Family
ID=23662922
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| SG200004493A SG97920A1 (en) | 1999-10-18 | 2000-08-14 | Address wrap function for addressable memory devices |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JP2001176269A (en) |
| KR (1) | KR100373419B1 (en) |
| CN (2) | CN100533405C (en) |
| SG (1) | SG97920A1 (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100505686B1 (en) * | 2003-05-26 | 2005-08-03 | 삼성전자주식회사 | System and method of testing plurality of DUTs in parallel mode |
| US7783917B2 (en) * | 2007-02-26 | 2010-08-24 | International Business Machines Corporation | Selection of data arrays |
| CN108267682B (en) * | 2016-12-30 | 2020-07-28 | 杭州广立微电子有限公司 | High-density test chip, test system and test method thereof |
| US11082493B2 (en) * | 2018-11-16 | 2021-08-03 | Arm Limited | Distributed memory system, device and process |
| CN113360430B (en) * | 2021-06-22 | 2022-09-09 | 中国科学技术大学 | Dynamic random access memory system communication architecture |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0155211A2 (en) * | 1984-02-24 | 1985-09-18 | Fujitsu Limited | System for by-pass control in pipeline operation of computer |
| US5307324A (en) * | 1992-02-03 | 1994-04-26 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device including address transition detecting circuit |
| US5651002A (en) * | 1995-07-12 | 1997-07-22 | 3Com Corporation | Internetworking device with enhanced packet header translation and memory |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1012268B (en) * | 1984-05-18 | 1991-04-03 | 盐野义制药株式会社 | Method for synthesizing acrylic acid derivative |
| US5014327A (en) * | 1987-06-15 | 1991-05-07 | Digital Equipment Corporation | Parallel associative memory having improved selection and decision mechanisms for recognizing and sorting relevant patterns |
| EP0755540B1 (en) * | 1994-04-13 | 2003-04-09 | Ericsson Inc. | Efficient addressing of large memories |
-
2000
- 2000-08-14 SG SG200004493A patent/SG97920A1/en unknown
- 2000-09-14 CN CNB2004100342363A patent/CN100533405C/en not_active Expired - Fee Related
- 2000-09-14 CN CNB001270141A patent/CN1163832C/en not_active Expired - Fee Related
- 2000-10-12 KR KR10-2000-0059936A patent/KR100373419B1/en not_active Expired - Fee Related
- 2000-10-16 JP JP2000315712A patent/JP2001176269A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0155211A2 (en) * | 1984-02-24 | 1985-09-18 | Fujitsu Limited | System for by-pass control in pipeline operation of computer |
| US5307324A (en) * | 1992-02-03 | 1994-04-26 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device including address transition detecting circuit |
| US5651002A (en) * | 1995-07-12 | 1997-07-22 | 3Com Corporation | Internetworking device with enhanced packet header translation and memory |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2001176269A (en) | 2001-06-29 |
| CN1536491A (en) | 2004-10-13 |
| CN1293402A (en) | 2001-05-02 |
| CN100533405C (en) | 2009-08-26 |
| KR100373419B1 (en) | 2003-02-25 |
| CN1163832C (en) | 2004-08-25 |
| KR20010050968A (en) | 2001-06-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB2355327B (en) | Partially non-volatile dynamic random access memory | |
| GB2377304B (en) | Content addressable memory cell | |
| AU2002232815A1 (en) | Rack for memory storage devices | |
| GB9930413D0 (en) | Memory controller | |
| GB9903490D0 (en) | Memory system | |
| GB2352065B (en) | A memory access system | |
| AU2718600A (en) | Match line control circuit for content addressable memory | |
| AU3413700A (en) | Dynamic content addressable memory cell | |
| GB2348024B (en) | Cache memory systems | |
| AU2001296983A1 (en) | Binary-ternary content addressable memory | |
| AU2001259144A1 (en) | Active address content addressable memory | |
| GB9901933D0 (en) | Cache memory | |
| AU3607400A (en) | Nonvolatile memory | |
| SG115388A1 (en) | Memory controller with programmable address configuration | |
| SG97920A1 (en) | Address wrap function for addressable memory devices | |
| GB2363231B (en) | Memory devices | |
| GB2380841B (en) | Content addressable memory device | |
| GB0025153D0 (en) | Means for reducing direct memory access | |
| GB2366634B (en) | Memory addressing | |
| AU2002239502A1 (en) | Boundary addressable memory | |
| AU7342300A (en) | Dynamic memory caching | |
| GB2346462B (en) | Memories | |
| AU6469400A (en) | Improved mass memory | |
| GB9911043D0 (en) | Memory circuit | |
| TW478637U (en) | Memory access control |