[go: up one dir, main page]

SG11201910906TA - Method of redistribution layer formation for advanced packaging applications - Google Patents

Method of redistribution layer formation for advanced packaging applications

Info

Publication number
SG11201910906TA
SG11201910906TA SG11201910906TA SG11201910906TA SG11201910906TA SG 11201910906T A SG11201910906T A SG 11201910906TA SG 11201910906T A SG11201910906T A SG 11201910906TA SG 11201910906T A SG11201910906T A SG 11201910906TA SG 11201910906T A SG11201910906T A SG 11201910906TA
Authority
SG
Singapore
Prior art keywords
layer formation
redistribution layer
packaging applications
advanced packaging
advanced
Prior art date
Application number
SG11201910906TA
Inventor
Han-Wen Chen
Steven Verhaverbeke
Roman Gouk
Guan Huei See
Yu GU
Arvind Sundarrajan
Original Assignee
Applied Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Materials Inc filed Critical Applied Materials Inc
Publication of SG11201910906TA publication Critical patent/SG11201910906TA/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561Batch processing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes)
    • H01L23/485Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes) consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/0002Lithographic processes using patterning methods other than those involving the exposure to radiation, e.g. by stamping
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H01L21/0274Photolithographic processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814Conductive parts
    • H01L21/4821Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4825Connection or disconnection of other leads to or from flat leads, e.g. wires, bumps, other flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568Temporary substrate used as encapsulation process aid
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135Double encapsulation or coating and encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02118Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02277Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition the reactions being activated by other means than plasma or thermal, e.g. photo-CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/60Protection against electrostatic charges or discharges, e.g. Faraday shields

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Laminated Bodies (AREA)
  • Auxiliary Devices For And Details Of Packaging Control (AREA)
SG11201910906TA 2017-06-23 2018-06-06 Method of redistribution layer formation for advanced packaging applications SG11201910906TA (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201762524298P 2017-06-23 2017-06-23
US15/844,989 US10229827B2 (en) 2017-06-23 2017-12-18 Method of redistribution layer formation for advanced packaging applications
PCT/US2018/036298 WO2018236585A1 (en) 2017-06-23 2018-06-06 REDISTRIBUTION LAYER FORMATION METHOD FOR ADVANCED CANNING APPLICATIONS

Publications (1)

Publication Number Publication Date
SG11201910906TA true SG11201910906TA (en) 2020-01-30

Family

ID=64692712

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11201910906TA SG11201910906TA (en) 2017-06-23 2018-06-06 Method of redistribution layer formation for advanced packaging applications

Country Status (7)

Country Link
US (3) US10211072B2 (en)
JP (2) JP7023301B2 (en)
KR (1) KR102531498B1 (en)
CN (1) CN110741471B (en)
SG (1) SG11201910906TA (en)
TW (2) TWI772436B (en)
WO (2) WO2018236585A1 (en)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10879166B2 (en) * 2018-06-25 2020-12-29 Taiwan Semiconductor Manufacturing Company, Ltd. Package structure having redistribution structure with photosensitive and non-photosensitive dielectric materials and fabricating method thereof
US11322450B2 (en) * 2018-10-18 2022-05-03 Taiwan Semiconductor Manufacturing Company, Ltd. Chip package and method of forming the same
US11281094B2 (en) * 2018-11-15 2022-03-22 Applied Materials, Inc. Method for via formation by micro-imprinting
US11342256B2 (en) 2019-01-24 2022-05-24 Applied Materials, Inc. Method of fine redistribution interconnect formation for advanced packaging applications
IT201900006740A1 (en) 2019-05-10 2020-11-10 Applied Materials Inc SUBSTRATE STRUCTURING PROCEDURES
IT201900006736A1 (en) 2019-05-10 2020-11-10 Applied Materials Inc PACKAGE MANUFACTURING PROCEDURES
US11931855B2 (en) 2019-06-17 2024-03-19 Applied Materials, Inc. Planarization methods for packaging substrates
US11862546B2 (en) 2019-11-27 2024-01-02 Applied Materials, Inc. Package core assembly and fabrication methods
US11257790B2 (en) 2020-03-10 2022-02-22 Applied Materials, Inc. High connectivity device stacking
US11454884B2 (en) 2020-04-15 2022-09-27 Applied Materials, Inc. Fluoropolymer stamp fabrication method
US11400545B2 (en) 2020-05-11 2022-08-02 Applied Materials, Inc. Laser ablation for package fabrication
US11232951B1 (en) 2020-07-14 2022-01-25 Applied Materials, Inc. Method and apparatus for laser drilling blind vias
US11676832B2 (en) 2020-07-24 2023-06-13 Applied Materials, Inc. Laser ablation system for package fabrication
JP7581715B2 (en) 2020-09-09 2024-11-13 株式会社レゾナック Method for manufacturing a semiconductor package
US11521937B2 (en) 2020-11-16 2022-12-06 Applied Materials, Inc. Package structures with built-in EMI shielding
US11404318B2 (en) 2020-11-20 2022-08-02 Applied Materials, Inc. Methods of forming through-silicon vias in substrates for advanced packaging
US11705365B2 (en) 2021-05-18 2023-07-18 Applied Materials, Inc. Methods of micro-via formation for advanced packaging
EP4120336A1 (en) * 2021-07-15 2023-01-18 Infineon Technologies Austria AG A semiconductor power module with two different potting materials and a method for fabricating the same
US12183684B2 (en) 2021-10-26 2024-12-31 Applied Materials, Inc. Semiconductor device packaging methods
DE102022114911A1 (en) 2022-06-14 2023-12-14 Delo Industrie Klebstoffe Gmbh & Co. Kgaa Method for manufacturing electronic assemblies and wafer-level electronic assembly

Family Cites Families (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4546065A (en) * 1983-08-08 1985-10-08 International Business Machines Corporation Process for forming a pattern of metallurgy on the top of a ceramic substrate
US4654379A (en) * 1985-12-05 1987-03-31 Allied Corporation Semi-interpenetrating polymer networks
US5260349A (en) * 1991-01-04 1993-11-09 Polyset Corporation Electron beam curable epoxy compositions
US5512131A (en) * 1993-10-04 1996-04-30 President And Fellows Of Harvard College Formation of microstamped patterns on surfaces and derivative articles
US5866953A (en) * 1996-05-24 1999-02-02 Micron Technology, Inc. Packaged die on PCB with heat sink encapsulant
TW371635B (en) * 1996-10-10 1999-10-11 Applied Materials Inc Carrier head with a layer conformable material for a chemical mechanical polishing system
US6049124A (en) * 1997-12-10 2000-04-11 Intel Corporation Semiconductor package
US6069259A (en) * 1998-02-06 2000-05-30 Rensselaer Polytechnic Institute Multifunctional polymerizible alkoxy siloxane oligomers
DE19806818C1 (en) * 1998-02-18 1999-11-04 Siemens Matsushita Components Method for producing an electronic component, in particular an SAW component working with acoustic surface waves
FR2799883B1 (en) * 1999-10-15 2003-05-30 Thomson Csf METHOD OF ENCAPSULATING ELECTRONIC COMPONENTS
US6154366A (en) * 1999-11-23 2000-11-28 Intel Corporation Structures and processes for fabricating moisture resistant chip-on-flex packages
EP1243035B1 (en) * 1999-12-21 2016-03-02 Flexenable Limited Forming interconnects
US6335224B1 (en) 2000-05-16 2002-01-01 Sandia Corporation Protection of microelectronic devices during packaging
US6818475B2 (en) * 2001-10-22 2004-11-16 Wen-Kun Yang Wafer level package and the process of the same
DE10164502B4 (en) * 2001-12-28 2013-07-04 Epcos Ag Method for the hermetic encapsulation of a component
DE10222609B4 (en) * 2002-04-15 2008-07-10 Schott Ag Process for producing structured layers on substrates and methodically coated substrate
US6897089B1 (en) 2002-05-17 2005-05-24 Micron Technology, Inc. Method and system for fabricating semiconductor components using wafer level contact printing
US7435074B2 (en) * 2004-03-13 2008-10-14 International Business Machines Corporation Method for fabricating dual damascence structures using photo-imprint lithography, methods for fabricating imprint lithography molds for dual damascene structures, materials for imprintable dielectrics and equipment for photo-imprint lithography used in dual damascence patterning
JP4533358B2 (en) * 2005-10-18 2010-09-01 キヤノン株式会社 Imprint method, imprint apparatus and chip manufacturing method
KR20090031349A (en) * 2006-04-28 2009-03-25 폴리셋 컴파니, 인코퍼레이티드 Siloxane epoxy polymers for redistribution applications
US20080000373A1 (en) * 2006-06-30 2008-01-03 Maria Petrucci-Samija Printing form precursor and process for preparing a stamp from the precursor
US7843074B2 (en) * 2006-09-12 2010-11-30 Lumination Llc Underfill for light emitting device
DE102007020656B4 (en) * 2007-04-30 2009-05-07 Infineon Technologies Ag Semiconductor chip workpiece, semiconductor device, and method of manufacturing a semiconductor chip workpiece
US7993984B2 (en) * 2007-07-13 2011-08-09 Panasonic Corporation Electronic device and manufacturing method
KR101452257B1 (en) * 2007-10-01 2014-10-24 시게이트 테크놀로지 엘엘씨 Nano patterning method using surface plasmon, method for manufacturing master and discrete track magnetic recording medium for nanoimprint using the same
TWI345276B (en) * 2007-12-20 2011-07-11 Chipmos Technologies Inc Dice rearrangement package structure using layout process to form a compliant configuration
GB0809062D0 (en) * 2008-05-19 2008-06-25 Zbd Displays Ltd Method for patterning a surface using selective adhesion
CN101609822A (en) * 2008-06-19 2009-12-23 南茂科技股份有限公司 Package structure for chip reconfiguration and method thereof
JP4560113B2 (en) * 2008-09-30 2010-10-13 株式会社東芝 Printed circuit board and electronic device provided with printed circuit board
WO2010122757A1 (en) * 2009-04-24 2010-10-28 パナソニック株式会社 Method for mounting semiconductor package component, and structure having semiconductor package component mounted therein
US8603195B2 (en) 2009-08-24 2013-12-10 Applied Materials, Inc. 3D approach on battery and supercapitor fabrication by initiation chemical vapor deposition techniques
US9754835B2 (en) 2010-02-16 2017-09-05 Deca Technologies Inc. Semiconductor device and method comprising redistribution layers
KR101678054B1 (en) 2010-06-28 2016-11-22 삼성전자 주식회사 Semiconductor package and method for fabricating the package
KR101151255B1 (en) 2010-11-22 2012-06-15 앰코 테크놀로지 코리아 주식회사 Continuous RDL process using gravure printing
KR101755759B1 (en) * 2011-01-13 2017-07-07 마루젠 세끼유가가꾸 가부시키가이샤 Resin composition for photoimprinting, patterning method and etching mask
US20120268899A1 (en) 2011-04-21 2012-10-25 Tessera Research Llc Reinforced fan-out wafer-level package
JP2012248583A (en) 2011-05-25 2012-12-13 Jjtech Co Ltd Manufacturing method of semiconductor device, semiconductor device and manufacturing method of intermediate plate
KR101326614B1 (en) * 2011-06-23 2013-11-08 아사히 가세이 이-매터리얼즈 가부시키가이샤 Laminate for forming fine pattern, and method for producing laminate for forming fine pattern
US8772058B2 (en) 2012-02-02 2014-07-08 Harris Corporation Method for making a redistributed wafer using transferrable redistribution layers
KR20130123682A (en) 2012-05-03 2013-11-13 삼성전자주식회사 Semiconductor pacakge and method of forming the package
WO2013177541A1 (en) 2012-05-25 2013-11-28 Applied Materials, Inc. Polymer hot-wire chemical vapor deposition in chip scale packaging
TWI473217B (en) * 2012-07-19 2015-02-11 矽品精密工業股份有限公司 Semiconductor package and its manufacturing method
US20140252571A1 (en) * 2013-03-06 2014-09-11 Maxim Integrated Products, Inc. Wafer-level package mitigated undercut
US8822268B1 (en) * 2013-07-17 2014-09-02 Freescale Semiconductor, Inc. Redistributed chip packages containing multiple components and methods for the fabrication thereof
JP6388202B2 (en) * 2014-08-07 2018-09-12 パナソニックIpマネジメント株式会社 Insulating resin sheet, and circuit board and semiconductor package using the same
US10354958B2 (en) 2014-10-01 2019-07-16 Nxp Usa, Inc. Through package circuit in fan-out wafer level package
US10026695B2 (en) * 2015-05-13 2018-07-17 Rohm Co., Ltd. Semiconductor device and method for manufacturing the same
CN105206592B (en) 2015-09-01 2019-01-04 华进半导体封装先导技术研发中心有限公司 The structure and production method of fan-out package
CN106548973A (en) 2015-09-17 2017-03-29 中芯长电半导体(江阴)有限公司 Fan-out-type wafer-level packaging method
US9659878B2 (en) 2015-10-20 2017-05-23 Taiwan Semiconductor Manufacturing Company, Ltd. Wafer level shielding in multi-stacked fan out packages and methods of forming same

Also Published As

Publication number Publication date
JP2022070930A (en) 2022-05-13
WO2018236585A1 (en) 2018-12-27
US10229827B2 (en) 2019-03-12
JP7201851B2 (en) 2023-01-10
CN110741471A (en) 2020-01-31
US20180374718A1 (en) 2018-12-27
US10211072B2 (en) 2019-02-19
TWI772436B (en) 2022-08-01
US20190181019A1 (en) 2019-06-13
JP7023301B2 (en) 2022-02-21
TW201906034A (en) 2019-02-01
KR102531498B1 (en) 2023-05-12
KR20200012035A (en) 2020-02-04
US20180374696A1 (en) 2018-12-27
WO2018236583A1 (en) 2018-12-27
TW201906020A (en) 2019-02-01
CN110741471B (en) 2023-10-20
JP2020524902A (en) 2020-08-20

Similar Documents

Publication Publication Date Title
SG11201910906TA (en) Method of redistribution layer formation for advanced packaging applications
TWI563547B (en) Method of forming semiconductor structure
SG10202013250YA (en) Method for transfer of semiconductor devices
SG10201707563VA (en) Method of manufacturing semiconductor package
SG10201913388VA (en) Semiconductor package and method of forming the same
SG10201913140RA (en) Semiconductor package and method of forming the same
SG10201602619YA (en) Method of dividing wafer
SG11201707998TA (en) Method for atomic layer etching
SG11201505630WA (en) Substrate for semiconductor packaging and method of forming same
SG10201605337UA (en) Manufacturing method of semiconductor device
PL3601061T3 (en) Method of encapsulating liquid products
TWI563554B (en) A method of fabricating semiconductor device
HUE057021T2 (en) Method of applying a thermal barrier coating
SG10201608773PA (en) Method Of Packaging Semiconductor Device
PL3162731T3 (en) Pouch type package and associated method for adapatation of such a package
PL3191295T3 (en) Heat-sealing method of making bottom-gusseted packages
SG10201602315RA (en) Method of dividing wafer
SG10201607486YA (en) Improved packaging and method of manufacturing same
IL249360B (en) Method for the random texturing of a semiconductor substrate
HUE065829T2 (en) Method of treating prader-willi syndrome
SG10201700762PA (en) Semiconductor package and method of manufacturing semiconductor package
TWI560827B (en) Semiconductor package and its carrier structure and method of manufacture
GB201704115D0 (en) Method of selecting for antibodies
PL3186162T3 (en) Packaging film and method of manufacturing same
EP3151270A4 (en) Semiconductor package and method for manufacturing same